TITLE OF THE INVENTION

FILTER PROCESSING APPARATUS AND ITS CONTROL METHOD, PROGRAM, AND STORAGE MEDIUM

5   FIELD OF THE INVENTION

The present invention relates to a filter processing apparatus and its control method, a program, and a storage medium.

10   BACKGROUND OF THE INVENTION

An image, especially, a multi-valued image contains a very large volume of information, and upon storing and transmitting such image, the image data size becomes huge. For this reason, storage and

15   transmission of an image use high-efficiency coding that reduces the data size by removing redundancy of an image or changing the contents of an image to a degree at which deterioration of image quality is not visually recognizable.

20   For example, in JPEG recommended by ISO and ITU-T as an international standard coding scheme of still images, image data is compressed in such a manner that image data is transformed into discrete cosine transform coefficients by computing the DCTs for

25   respective blocks (8 pixels × 8 pixels), the respective coefficients are quantized, and the quantized coefficients then undergo entropy coding. Since DCT

and quantization are done for respective blocks, a so-called block distortion may be observed at the boundaries of blocks of a decoded image.

On the other hand, JPEG2000 has been examined as a new international standard coding scheme of still images. In JPEG2000, wavelet transformation has been proposed as one of pre-processes to be done before quantization. Since wavelet transformation continuously processes input data unlike the existing JPEG that processes data for respective blocks, deterioration of a decoded image is hard to recognize visually.

Fig. 1 is a block diagram for explaining the operation of a transformation memory 101 and discrete wavelet transformer 102.

Fig. 2A is a block diagram showing the basic arrangement of the discrete wavelet transformer 102. The left diagram in Fig. 2A shows the basic arrangement of a device (discrete wavelet transformer 102) for performing the forward discrete wavelet transformation (to be referred to as DWT hereinafter). Reference symbols H0 denotes a filter having low-pass characteristics; and H1, a filter having high-pass characteristics. The right diagram in Fig. 2A shows the basic arrangement of a device for performing the reverse DWT (inverse DWT). Fig. 5 shows an example of filter coefficients. The following explanation will be

- 2 -

given based on forward filter coefficients of a 5 × 3 filter (five low-frequency taps, 3 high-frequency taps) shown in Fig. 5.

A case will be exemplified below wherein an input image shown in Fig. 2B is sequentially input to the discrete wavelet transformer 102 in turn from the upper left pixel in the main scan direction. Assume that the image size is N × M.

Image data input from the left side in Fig. 2A is filtered by the filter H0 having low-pass characteristics and the filter H1 having high-pass characteristics, the respective results undergo down-sampling to 2 : 1, and the down-sampling results are finally output as the same number of (N × M) wavelet coefficients as that of input pixels.

In order to execute the aforementioned filtering process in the vertical direction, image data is stored in the transformation memory 101, and is scanned in the horizontal direction while executing the vertical filtering process of M pixels in the vertical direction. As a result, two subbands of low- and high-frequency wavelet coefficients L and H are generated, as shown in Fig. 2C.

In order to further break up these subbands and to obtain wavelet coefficients in the horizontal direction, all the wavelet coefficients L and H are temporarily stored in the transformation memory 101.

- 3 -

The wavelet coefficients stored in the transformation memory 101 are read out in the horizontal direction, N coefficients in the horizontal direction undergo filtering using the filters H0 and H1

5   by the discrete wavelet transformer 102, and the filtering results are down-sampled to 2 : 1. As shown in Fig. 2D, LL is obtained by filtering L by H0, and LH is obtained by filtering L by H1. Also, HL is obtained by filtering H by H0, and HH is obtained by filtering H

10   by H1. LL, LH, HL, and HH respectively have a size ((N/2) × (M/2)).

A method called a lifting scheme as a reconstruction method different from the aforementioned discrete wavelet transformation is known. Fig. 3 shows

15   the basic arrangement of a forward lifting scheme, and Fig. 4 shows the basic arrangement of a reverse lifting scheme. In Figs. 3 and 4, p and u are called lifting coefficients, and Fig. 6 shows an example of lifting coefficients used to generate the same output as the 5

20   × 3 filter.

The operation of the forward lifting scheme shown in Fig. 3 will be explained below on the basis of the lifting coefficients (Fig. 6):

p = (-1, -1)/2

25   u = (1, 1)/4

X is an input image, and is (X0, X1, X2, X3, X4, X5,...), as shown in Fig. 3. The input image is

- 4 -

classified into even- and odd-numbered pixels. Let Xe

be the even-numbered pixels of the input image, and Xo

be the odd-numbered pixels. The classified pixels are

multiplied by the lifting coefficients, and then

5   undergo an addition process, thus being converted into

low- and high-frequency coefficients. More

specifically, this process is described by:

(High-frequency coefficient) $X'o = Xo + p \cdot Xe$

(Low-frequency coefficient) $X'e = Xe + u \cdot X'o$

10   where $X'o$ and $X'e$ are respectively the low- and

high-frequency coefficients. Note that k in Fig. 3

normalizes wavelet coefficients, but a detailed

description thereof will be omitted since it does not

directly concern the contents to be explained here.

15   Generation of pixels as the output of the reverse

lifting scheme shown in Fig. 4 is described by:

(Even-numbered pixel) $Xe = X'e - u \cdot X'o$

(Odd-numbered pixel) $Xo = X'o - p \cdot Xe$

As can be seen from Figs. 3 and 4, if the filter

20   configuration changes, lifting coefficients and pixels

to be processed differ, but the forward and reverse

transformation processes of coefficients can be

similarly done.

When this lifting scheme is used, if quantization

25   is not made (or quantization using quantization step =

1 is made), reversible transformation can be achieved,

i.e., data reclaimed after compression encoding and

- 5 -

decoding becomes the same as original data as long as quantized information is free from any loss. In JPEG2000, reversible transformation is implemented by adopting the lifting scheme.

5   As another feature of the lifting scheme, the arithmetic volume required for the filter process can be reduced, and the lifting scheme is also used in a 9 × 7 filter (9 low-frequency taps, 7 high-frequency taps) of JPEG2000.

10   However, the arithmetic volume of the filter process can be reduced using the lifting scheme when the filter direction agrees with the scan direction of the process, i.e., when the horizontal filter process is done while scanning image data in the horizontal

15   direction. This is because intermediate results computed for the purpose of outputting high- and low-frequency transform coefficients at the previous sampling point can be re-used at the next sample point.

       The process in the lifting scheme will be

20   explained below using a lifting lattice shown in Fig. 7.

       A case will be examined below wherein a horizontal sequence of pixels X0, X1, X2, X3, X4,... undergoes horizontal DWT transformation, and is scanned to the right. Assume that transform coefficients s4

25   and d5 corresponding to positions indicated by black dots have already been obtained.

s4 is the low-frequency transform coefficient of
a 9 × 7 DWT filter, and d5 is the high-frequency
transform coefficient. To obtain these coefficients s4
and d5, eight transform data indicated by gray dots in
Fig. 7 also have already been calculated. For example,
d'1 as one transform data is calculated by:

$$d'1 = X1 + \alpha \cdot (X0 + X2)$$

Other transform data are calculated using
substantially the same arithmetic formulas except for
inputs, multiplication coefficients, and the like. In
this connection, in JPEG2000, coefficients are defined
as follows:

$$\alpha = -1.586134342$$

$$\beta = -0.052980118$$

$$\gamma = 0.882911075$$

$$\delta = 0.443506852$$

In Fig. 7, when data at all gray dots have
already been calculated, the next transform
coefficients to be calculated are s6 and d7. When the
previously calculated transform data and transform
coefficients are re-used, the number of transform data
to be newly calculated is two (d'9 and s'8), and the
number of transform coefficients to be newly calculated
is also two (s6 and d7), i.e., a total of four
transform data and coefficients need only be calculated.
Only two calculations are required per transform
coefficient.

The contents of one calculation include one
addition for adding the two end inputs of three inputs,
one multiplication for multiplying the sum by the
coefficient α or β, γ, δ, or the like, and one addition

5   (second addition) for adding the product to the central
input. This calculation will be referred to as a
lattice point computation hereinafter.

Three transform coefficients/data d5, s'6, and
d'7 are to be re-used, and as can be easily understood

10 from the lifting lattice in Fig. 7, the calculated
values can be easily re-used by only holding them in
registers without any special control.

Conventionally, when filter processes such as
wavelet transformation and the like are required as

15 partial processes of a codec, two different filter
processors, i.e., a filter processor for forward
transformation and that for reverse transformation must
be prepared, and the circuit scale consequently
increases. The filter configuration is not suitable

20 for hierarchical design, the circuit structure is
complicated, and the times required for development and
debugging are long, resulting an increase in cost of a
product that incorporates that function.

The present invention has been made in

25 consideration of the aforementioned problems, and has
as its object to suppress an increase in circuit scale
and to simplify the circuit structure by executing

- 8 -

filter processes using a plurality of arithmetic units
that make multiplication and addition.

Wavelet transformation used in JPEG2000 allows
efficient transformation with a smaller arithmetic
volume if it is processed by a method called a lifting
scheme.

Fig. 30 shows the signal flow of the forward
lifting scheme, and Fig. 31 shows the signal flow of
the reverse lifting scheme. In Figs. 30 and 31, α, β,
γ, and δ are called lifting coefficients. The
operation of Fig. 30 will be described below.

Input pixels are expressed in turn by X0, X1, X2,
X3, X4, X5,.... The input pixels are classified into
even- and odd-numbered pixel sequences by a
classification unit 5201, pixels X0, X2, X4,... with
even-numbered suffices are output to the upper side of
the unit, and pixels X1, X3, X5,... with odd-numbered
suffices are output to the lower side of the unit.

In a lifting process of the first stage, the
even-numbered pixel sequence is multiplied by the
lifting coefficient: α, and two successive products are
added to a pixel in the odd-numbered pixel sequence
located at the center of these two pixels.

This process can be generally described by:

$$D2n+1 = X2n+1 + \alpha \cdot X2n + \alpha \cdot X2n+2 \qquad (1)$$

In a lifting process of the second stage, a newly
obtained odd-numbered pixel sequence (D1, D3, D5,...)

- 9 -

is multiplied by the lifting coefficient: β, and two successive products are added to a pixel in the even-numbered pixel sequence located at the center of these two pixels.

5   This process can be generally described by:

$$E2n+2 = X2n+2 + \beta \cdot D2n+1 + \beta \cdot D2n+3 \qquad (2)$$

In a lifting process of the third stage, the same process as in the first stage is done using the lifting coefficient: γ. In a lifting process of the fourth

10   stage, the same process as in the second stage is done using the lifting coefficient: δ. The lifting process contents of the third and fourth stages are described by:

$$H2n+1 = D2n+1 + \gamma \cdot E2n + \gamma \cdot E2n+2 \qquad (3)$$

15    $$L2n+1 = E2n+2 + \delta \cdot H2n+1 + \delta \cdot H2n+3 \qquad (4)$$

In Fig. 30, K normalizes wavelet coefficients, but a detailed description thereof will be omitted since it is not essential to the present invention.

If the normalization process is ignored, Hn and

20   Ln obtained by the lifting processes of the third and fourth stages respectively correspond to high- and low-frequency transform coefficients.

The signal flow of the reverse lifting scheme shown in Fig. 31 will be briefly explained below.

25   After inverse coefficients are multiplied in correspondence with the normalization process in the forward lifting scheme, lifting processes of four

- 10 -

stages are done. The processing contents of the

respective stages are described by:

(First stage) $E_{2n+2} = L_{2n+2} - \delta \cdot H_{2n+1} - \delta \cdot H_{2n+3}$ (5)

(Second stage) $D_{2n+1} = H_{2n+1} - \gamma \cdot E_{2n} - \gamma \cdot E_{2n+2}$ (6)

5   (Third stage) $X_{2n+2} = E_{2n+2} - \beta \cdot D_{2n+1} - \beta \cdot D_{2n+3}$ (7)

(Fourth stage) $X_{2n+1} = D_{2n+1} - \alpha \cdot X_{2n} - \alpha \cdot X_{2n+2}$ (8)

Equations (5), (6), (7), and (8) are obtained by

transposing the terms of equations (4), (3), (2), and

(1), respectively.

10   The lifting lattice structures shown in Figs. 32

and 33 express the lifting scheme processes shown in

Figs. 30 and 31 from another viewpoint. In Figs. 32

and 33, □ represents input data, ○ represents lattice

points (or lattice point data arithmetic units), and

15   arrows extending from ○ indicate the flows of lattice

point data. These figures illustrate the basic

processes (the processes of equations (1) to (8)) in

the lifting scheme and new data obtained by these

processes in correspondence with one lattice point.

20   In the forward lifting lattice structure shown in

Fig. 32, one lattice point data is calculated using one

of equations (1) to (4). In the reverse lifting

lattice structure shown in Fig. 33, one lattice point

data is calculated using one of equations (5) to (8).

25   Since a filter process such as wavelet

transformation or the like requires many data to obtain

one output, a region outside an image is referred to

upon calculating a filter output for pixels at the boundary of the image. However, there is no data in such external region.

Hence, a process different from a normal process (to be referred to as a boundary process hereinafter) is required at the boundary of the image. As a simplest method, data of the boundary are continuously copied to and written in an external region to be referred to in advance.

In wavelet transformation in JPEG2000, internal data are arranged in the external region by a method of replicating internal data to have boundary data as the center.

Fig. 34 shows an example. In Fig. 34, ■ represents boundary input data, and other symbols are the same as those in Fig. 32.

Outside (on the left side of) X0 as left boundary input data, data X1, X2, X3, and X4 inside the boundary are replicated and arranged. Outside (on the right side of) X5 as right boundary input data, data X4, X3, and X2 inside the boundary are replicated and arranged.

In this way, when data are prepared in advance in a region outside the boundary, wavelet transform coefficients corresponding to all source data can be computed without any exceptional process.

The aforementioned method of preparing data in a region outside the boundary suffers the following problems.

· A process for preparing data in a region outside the boundary is additionally required.

· An extra storage area for storing replicated data outside the boundary is required.

The present invention has been made in consideration of the above problems, and has as its object to provide a filter process apparatus and its control method, a program, and a storage medium, which can simplify a structure since data outside a boundary need not be generated by a pre-process even when data to be processed is located outside the boundary of image data.

A wavelet transformation filter process using the lifting scheme will be described below.

Wavelet transformation used in JPEG2000 allows efficient transformation with a smaller arithmetic volume if it is processed by a method called a lifting scheme.

Fig. 30 shows the signal flow of the forward lifting scheme, and Fig. 31 shows the signal flow of the reverse lifting scheme. Figs. 30 and 31 show the signal flows when data of 9 taps are used upon computing low-frequency wavelet transform coefficients, and data of 7 taps are used upon computing

- 13 -

high-frequency wavelet transform coefficients. In

Figs. 30 and 31, α, β, γ, and δ are called lifting

coefficients.

The operation of Fig. 30 will be described below.

Input pixels are expressed in turn by X0, X1, X2,

X3, X4, X5,..., Xn. The input pixels are classified

into even- and odd-numbered pixel sequences by a

classification unit 5201, pixels X0, X2, X4,..., X2n

with even-numbered suffices are output to the upper

side of the unit, and pixels X1, X3, X5,..., X2n+1 with

odd-numbered suffices are output to the lower side of

the unit.

In a lifting process of the first stage, the

even-numbered pixel sequence is multiplied by the

lifting coefficient: α, and two successive products are

added to a pixel in the odd-numbered pixel sequence

located at the center of these two pixels.

This process can be generally described by:

$$D2n+1 = X2n+1 + \alpha \cdot X2n + \alpha \cdot X2n+2 \qquad (9)$$

In a lifting process of the second stage, a newly

obtained odd-numbered pixel sequence (D1, D3, D5,...,

D2n+1) is multiplied by the lifting coefficient: β, and

two successive products are added to a pixel in the

even-numbered pixel sequence located at the center of

these two pixels.

This process can be generally described by:

$$E2n+2 = X2n+2 + \beta \cdot D2n+1 + \beta \cdot D2n+3 \qquad (10)$$

- 14 -

In a lifting process of the third stage, the same process as in the first stage is done using the lifting coefficient: γ. In a lifting process of the fourth stage, the same process as in the second stage is done using the lifting coefficient: δ. The lifting process contents of the third and fourth stages are generally described by:

$$H2n+1 = D2n+1 + \gamma \cdot E2n + \gamma \cdot E2n+2 \tag{11}$$

$$L2n+1 = E2n+2 + \delta \cdot H2n+1 + \delta \cdot H2n+3 \tag{12}$$

In Fig. 30, K normalizes wavelet coefficients, but a detailed description thereof will be omitted since it is not essential to the present invention.

If the normalization process is ignored, Hn and Ln obtained by the lifting processes of the third and fourth stages respectively correspond to high- and low-frequency transform coefficients.

The signal flow of the reverse lifting scheme shown in Fig. 31 will be briefly explained below. After inverse coefficients are multiplied in correspondence with the normalization process in the forward lifting scheme, lifting processes of four stages are done. The processing contents of the respective stages are generally described by:

$$\text{(First stage)} \quad E2n+2 = L2n+2 - \delta \cdot H2n+1 - \delta \cdot H2n+3 \tag{13}$$

$$\text{(Second stage)} \quad D2n+1 = H2n+1 - \gamma \cdot E2n - \gamma \cdot E2n+2 \tag{14}$$

$$\text{(Third stage)} \quad X2n+2 = E2n+2 - \beta \cdot D2n+1 - \beta \cdot D2n+3 \tag{15}$$

$$\text{(Fourth stage)} \quad X2n+1 = D2n+1 - \alpha \cdot X2n - \alpha \cdot X2n+2 \tag{16}$$

Equations (13) to (16) are obtained by transposing the terms of equations (12) to (9), respectively.

The wavelet transformation filter process using the lifting scheme has been explained. A wavelet transformation filter process that combines recursive arithmetic operations with the lifting scheme will be explained below.

The lifting lattice structures shown in Figs. 32 and 33 express the lifting scheme processes shown in Figs. 30 and 31 from another viewpoint. In Figs. 32 and 33, □ represents input data, ○ represents lattice points (or lattice point data arithmetic units), and arrows extending from ○ indicate the flows of lattice point data. These figures illustrate the basic processes (the processes of equations (9) to (16)) in the lifting scheme and new data obtained by these processes in correspondence with one lattice point.

In the forward lifting lattice structure shown in Fig. 32, one lattice point data is calculated using one of equations (9) to (12). In the reverse lifting lattice structure shown in Fig. 33, one lattice point data is calculated using one of equations (13) to (16).

By observing the lifting lattice structure, the dependence among input data and lattice point data is manifest. For example, upon calculating L4 as transform output data, nine input data: X0 to X8 are

required. Also, as can be seen from this structure, L4
can be calculated from only three lattice point data:
H3, E4, and H5.

When L4 and H5 have been calculated and output,
four data X8, D7, E6, and H5 can be left. From these
four data and new input data X9 and X10, four lattice
point data can be calculated in the order of D9, E8, H7,
and L6. L6 and H7 are output as transform data, and
four data X10, D9, E8, and H7 are left and re-used in
the next calculation, thus allowing efficient
arithmetic processes.

In order to efficiently execute the arithmetic
processes, pairs of pixel data with even- and
odd-numbered suffices from the head of the sequences
must be processed as units. In the above description,
since the pairs of input pixel data start from an
odd-numbered suffix, pixel data with an even-numbered
suffix at the head is odd.

In horizontal wavelet transformation, only one
head pixel is odd. However, in vertical wavelet
transformation, data for one head line become odd. In
addition, since the vertical size of most of image data
is specified by an even number, last one line becomes
odd.

In case of hardware processing, since the time
required for processing a pair of lines is the same as
that required for processing the head one line, one odd

- 17 -

line at each of the head and end of an image has poor
processing efficiency.

As described above, when efficient arithmetic
processes are executed by saving the lifting processing

5   results and re-using them, data for two lines in the
middle of a data stream can be simultaneously processed.
However, in an image having an even-numbered size, only
the head and last lines must be solely processed,
resulting in poor efficiency.

10   The present invention has been made to solve the
aforementioned problems, and has as its object to
provide a filter processing apparatus and its control
method, a program, and a storage medium, which can
efficiently execute wavelet transformation.

15

SUMMARY OF THE INVENTION

In order to achieve the above objects, for
example, a filter processing apparatus of the present
invention comprises the following arrangement.

20   That is, a filter processing apparatus
characterized by comprising:

a plurality of arithmetic units each of which
comprises

multiplication means for multiplying input data

25   by a predetermined coefficient,

addition means for adding a product of said multiplication means to a plurality of data including some of the input data, and

data storage means for generating data obtained by delaying the input data by a predetermined amount in accordance with a type of data, and

in that said plurality of arithmetic units are cascaded to execute a filter process for data inputted to the first stage of arithmetic unit.

In order to achieve the above objects, for example, a filter processing apparatus of the present invention comprises the following arrangement.

That is, a filter processing apparatus characterized by comprising:

a plurality of arithmetic units each of which comprises

multiplication means for multiplying input data by a predetermined coefficient, and

addition means for adding a product of said multiplication means to a plurality of data including some of the input data; and

storage means for storing data from the respective arithmetic units, and outputting delayed data of the stored data, and

in that said plurality of arithmetic units are cascaded to execute a filter process for data inputted to the first stage of arithmetic unit.

- 19 -

In order to achieve the above objects, for example, a filter processing apparatus of the present invention comprises the following arrangement.

That is, a filter processing apparatus having a multilayered structure that includes:

an uppermost arithmetic layer comprising a plurality of arithmetic units each of which receives three data corresponding to pixel data which are to undergo a filter process, and computes output data; and

a plurality of intermediate arithmetic layers each comprising the plurality of arithmetic units each of which receives three inputs including two output data computed by the layer immediately above the intermediate arithmetic layer of interest, and one data obtained by the layer two layers above the intermediate arithmetic layer of interest, and computes output data,

characterized in that each of the plurality of arithmetic units comprises one of:

a first arithmetic unit having a first arithmetic mode for computing output data using three input data; and

a second arithmetic unit which can switch between the first arithmetic mode, and a second arithmetic mode for computing output data for three data on the basis of two out of three input data, and

the arithmetic mode of the second arithmetic unit is switched to the second arithmetic mode when data

which is to undergo the filter process is input at a timing near a boundary of an image.

In order to achieve the above objects, for example, a filter processing apparatus of the present invention comprises the following arrangement.

That is, a filter processing apparatus for processing data, characterized by comprising:

a plurality of arithmetic units each having holding means for holding data, a plurality of adders, subtractors, or adders/subtractors, and a multiplier or a position converter, and

in that said plurality of arithmetic units form a cascade connection of n units, and compute two different wavelet transform coefficients using input data of 2n+1 taps and 2n-1 taps.

Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention and, together

with the description, serve to explain the principles of the invention.

Fig. 1 is a diagram for explaining the operation of a transformation memory 101 and discrete wavelet transformer 102 in the prior art;

Fig. 2A is a block diagram showing the basic arrangement of the discrete wavelet transformer 102;

Fig. 2B shows an input image;

Fig. 2C shows generated L and H subbands;

Fig. 2D shows HH, HL, LH, and LL subbands;

Fig. 3 is a diagram showing the basic arrangement of a forward lifting scheme;

Fig. 4 is a diagram showing the basic arrangement of a reverse lifting scheme;

Fig. 5 shows filter coefficients;

Fig. 6 shows lifting coefficients;

Fig. 7 shows the structure of a lifting lattice;

Fig. 8 shows the structure of a lifting lattice;

Fig. 9 is a diagram showing the arrangement of a forward arithmetic unit in the first embodiment of the present invention;

Fig. 10 is a diagram showing the arrangement of a reverse arithmetic unit in the first embodiment of the present invention;

Fig. 11 is a diagram of an arithmetic unit which has the same function as that of the arithmetic unit shown in Fig. 9 but has another arrangement;

Fig. 12 is a diagram of a lattice point data arithmetic unit used in modification 1 in the first embodiment of the present invention;

Fig. 13 is a diagram showing the arrangement of a filter arithmetic processor formed by connecting a plurality of units shown in Fig. 12;

Fig. 14 is a diagram showing the arrangement of a filter arithmetic processor for inverse transformation used in modification 1 in the first embodiment of the present invention;

Fig. 15 is a diagram showing the arrangement when the lattice point data arithmetic unit is formed by a delay unit consisting of n registers (e.g., n = 2);

Fig. 16 is a diagram showing the arrangement of the lattice point data arithmetic unit which has an external memory that can be commonly accessed, and implements a delay by that memory;

Fig. 17 is a diagram showing the overall arrangement of a filter arithmetic processor using the lattice point data arithmetic units shown in Fig. 16;

Fig. 18 is a diagram sowing the arrangement of a filter arithmetic processor in modification 2 in the first embodiment of the present invention;

Fig. 19 is a diagram showing the arrangement when the lattice point data arithmetic unit shown in Fig. 18 is modified;

Fig. 20A shows a cross switch;

- 23 -

Fig. 20B shows a cross switch;

Fig. 21 is a diagram showing the arrangement of a filer arithmetic processor of modification 2 in the first embodiment of the present invention;

Fig. 22 is a diagram showing the arrangement obtained by adding multipliers for scaling to a vertical 9/7-DWT arithmetic processor shown in Fig. 13;

Fig. 23 is a diagram showing the arrangement obtained by adding multipliers for scaling to a vertical 9/7-DWT/IDWT arithmetic processor shown in Fig. 18;

Fig. 24 is a diagram showing the arrangement of a vertical 9/7-DWT/IDWT arithmetic processor of modification 3 in the first embodiment of the present invention;

Fig. 25 is a diagram showing the arrangement of an arithmetic unit of modification 4 in the first embodiment of the present invention;

Fig. 26 is a diagram showing the arrangement of an arithmetic unit of modification 5 in the first embodiment of the present invention;

Fig. 27 is a diagram showing the arrangement of an arithmetic unit of modification 6 in the first embodiment of the present invention;

Fig. 28 shows a lifting lattice of inverse transformation;

Fig. 29 is a flow chart of discrete wavelet transformation according to the second embodiment of the present invention;

Fig. 30 is a diagram showing a forward lifting scheme;

Fig. 31 is a diagram showing a reverse lifting scheme;

Fig. 32 shows a lifting lattice structure of forward transformation;

Fig. 33 shows a lifting lattice structure of inverse transformation;

Fig. 34 shows replication of input data in a region outside boundary data;

Fig. 35 is a diagram showing the arrangement of a lattice point data arithmetic unit;

Fig. 36 is a diagram showing a wavelet transformation processor using the lattice point data arithmetic unit;

Fig. 37 is a view showing the structure of the third embodiment;

Fig. 38 is a view for explaining the operation of the third embodiment;

Fig. 39 is a view for explaining the operation of the third embodiment;

Fig. 40 is a view for explaining the operation of the third embodiment;

Fig. 41 is a view showing another structure of the third embodiment;

Fig. 42 is a view showing still another structure of the third embodiment;

Fig. 43 is an expanded view of the structure of the third embodiment;

Fig. 44 is an expanded view of the structure of the third embodiment;

Fig. 45 is a view showing the structure of a modification of the third embodiment;

Fig. 46 is a view for explaining the operation of the modification of the third embodiment;

Fig. 47 is a view for explaining the operation of the modification of the third embodiment;

Fig. 48 is a view for explaining the operation of the modification of the third embodiment;

Fig. 49 is a view for explaining the operation of another structure of the third embodiment;

Fig. 50 is a view for explaining the operation of still another structure of the third embodiment;

Fig. 51 is a diagram showing the arrangement of a lattice point data arithmetic unit for a terminal end process used in the modification of the third embodiment;

Fig. 52 is a diagram showing the arrangement of a lattice point data arithmetic unit which is used in the

modification of the third embodiment, and can implement

both start and terminal end processes;

Fig. 53 shows the structure of the modification

of the third embodiment;

5   Fig. 54 shows the structure of a modification of

the first embodiment;

Fig. 55 is a diagram showing the arrangement of a

lattice point data arithmetic unit in the fourth

embodiment;

10   Fig. 56 is a block diagram of a filter processor

built using the lattice point data arithmetic units in

the fourth embodiment;

Fig. 57 is a diagram showing the arrangement of a

start end compatible arithmetic unit in the fourth

15   embodiment;

Fig. 58 is a diagram showing the arrangement of a

terminal end compatible arithmetic unit in the fourth

embodiment;

Fig. 59 is a block diagram of a filter processing

20   apparatus in the fourth embodiment;

Fig. 60 shows arithmetic operations that require

a boundary process when the data size is specified by

an even number;

Fig. 61 shows the timings of a start end boundary

25   process in the fourth embodiment;

Fig. 62 shows the timings of a terminal end

boundary process in the fourth embodiment;

Fig. 63 is a diagram showing another arrangement of the fourth embodiment;

Fig. 64 shows arithmetic operations that require a boundary process when the data size is specified by an even number;

Fig. 65 is a diagram showing the arrangement of a both end compatible arithmetic unit in the fifth embodiment;

Fig. 66 is a block diagram of a filter processing apparatus in the fifth embodiment;

Fig. 67 is another block diagram of a filter processing apparatus in the fifth embodiment;

Fig. 68 shows arithmetic operations that require a boundary process when the data size is specified by an odd number;

Fig. 69 shows arithmetic operations that require a boundary process when the data size is specified by an even number;

Fig. 70 is a block diagram of a filter processing apparatus in the sixth embodiment;

Fig. 71 is a diagram showing the arrangement of an arithmetic unit in the sixth embodiment;

Fig. 72 is another block diagram of a filter processing apparatus in the sixth embodiment;

Fig. 73 shows a lifting lattice structure that expresses the contents of the present invention;

- 28 -

Fig. 74 is a diagram showing the arrangement of the seventh embodiment;

Fig. 75 is a diagram showing the arrangement of a lattice point data arithmetic unit;

Fig. 76 is a diagram showing the arrangement of an IDWT transformation apparatus as an application example of the seventh embodiment;

Fig. 77 is a diagram showing the arrangement of a DWT/IDWT transformation apparatus a an application example of the seventh embodiment;

Fig. 78 is a diagram showing the arrangement of a DWT/IDWT transformation apparatus a an application example of the seventh embodiment;

Fig. 79 is a diagram showing the arrangement of a lifting arithmetic unit capable of a start end boundary process;

Fig. 80 is a diagram showing the arrangement of a lifting arithmetic unit capable of a terminal end boundary process;

Fig. 81 is a diagram showing the arrangement of a lifting arithmetic unit capable of both start and terminal end boundary processes;

Fig. 82 shows boundary data in the lifting lattice structure;

Fig. 83 shows boundary data in the lifting lattice structure;

- 29 -

Fig. 84 is a diagram showing a DWT transformer that can process boundary data shown in Fig. 82;

Fig. 85 is a diagram showing a DWT transformer that can process both boundary data shown in Figs. 82 and 83;

Fig. 86 is a diagram showing another arrangement of a lifting arithmetic unit capable of DWT/IDWT;

Fig. 87 is a diagram showing another arrangement of a lattice point arithmetic unit capable of DWT/IDWT;

Fig. 88 is a diagram showing the arrangement of a DWT transformation processor of a 5 × 3 filter;

Fig. 89 is a diagram showing the arrangement of an IDWT transformation processor of a 5 × 3 filter;

Fig. 90 is a diagram showing the arrangement of a DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 91 is a diagram showing another arrangement of a DWT transformation processor of a 5 × 3 filter;

Fig. 92 is a diagram showing another arrangement of a DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 93 is a diagram showing the arrangement of a reversible DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 94 is a diagram showing another arrangement of a reversible DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 95 is a diagram showing still another arrangement of a reversible DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 96 is a diagram showing still another arrangement of a reversible DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 97 is a diagram showing the arrangement of a reversible/irreversible DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 98 is a diagram showing another arrangement of a reversible/irreversible DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 99 is a diagram showing the arrangement of a two-dimensional DWT/IDWT transformation processor of a 5 × 3 filter;

Fig. 100 is a diagram showing the arrangement of a data rotation unit; and

Fig. 101 is a flow chart showing the processing executed by the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will now be described in detail in accordance with the accompanying drawings.

[First Embodiment]

In the prior art, a horizontal pixel sequence: X0, X1, X2, X3, X4,... is described as input pixels to the

filter process shown in Fig. 7. In the embodiment to be described below, nine pixel data (Y0, Y1, Y2, Y3, Y4,..., Y8) of a vertical column of those for nine lines are input, as shown in Fig. 8.

5   A process for making a horizontal scan while executing a vertical filter process will be examined first.

Upon making a horizontal scan while executing the vertical filter process, since nine input pixels are

10   wholly switched to nine pixels of the next column to be processed, intermediate arithmetic results calculated upon computing transform coefficients one column before cannot be used. For this reason, every time a horizontal scan is made to switch a column, all

15   transform data corresponding to gray dots in Fig. 8 must be calculated. Since black dots correspond to transform coefficients (low- and high-frequency transform coefficients), they must be calculated in any case.

20   Hence, 10 calculations, i.e., five calculations per coefficient are required every time a column is switched. This arithmetic volume is 2.5 times that required when intermediate calculation results can be re-used.

25   To solve this problem, an arithmetic processor that implements discrete wavelet transformation in this

embodiment as a filter processing apparatus with the arrangement shown in Fig. 9 will be explained.

In Fig. 9:

reference numerals 901, 903, and 905 denote terminals for inputting line data Y8, Y9, and Y10;

911, 913, and 915, line buffers for storing transform coefficients or transform data in respective lines, delaying the stored transform coefficients or transform data by a delay time (for a delay line), and outputting the transform coefficients or transform data of an identical column at a line the delay time before; and

921, 923, 925, and 927, terminals (also called lattice points) at which the computed lattice point data appear. For example, lattice point data d'9 calculated by:

d'9 = Y9 + $\alpha \cdot$ (Y8 + Y10)

appears at the lattice point 921.

In Fig. 9, d'9 calculated based on the above equation is stored in the line buffer 911 and is delayed two lines to obtain transform data d'7 at an identical column position two lines before. Using d'7 and d'9, s'8 is calculated. The calculated transform data s'8 is stored in the line buffer 913. Likewise, d7 and s6 are calculated using the line buffers 913 and 915. Also, calculated d7 is stored in the line buffer 915.

The line buffers 911, 913, and 915 have a size corresponding to a horizontal scan length, and the delay time is two lines. This is because the vertical filter processing using data at an identical column position is done at the timing of every two lines.

More specifically, transform coefficient d5 and transform data s'6 and d'7 output from the line buffers can be calculated using input pixels Y0 to Y8. However, transform coefficients s6 and d7 are obtained after Y10 is input.

In the next vertical filter process cycle, data are shifted by one column in the horizontal direction, similar calculations are made, and the calculation results are sent to the line buffers corresponding to the lines.

In this way, the vertical filter process is executed while making a horizontal scan, thus sequentially inputting and storing transform coefficients and transform data in the line buffers. Using the line data (input pixel) Y8 used at that time, and new line data Y9 and Y10, the next horizontal scan is made.

At this time, since four lattice point arithmetic operations are made using d5, s'6, and d'7 output from the line buffers 915, 913, and 911 in addition to the line data, two transform coefficients s6 and d7 can be obtained. Of course, the transform coefficient d7 and

transform data s'8 and d'9 are re-input to the line
buffers 915, 913, and 911 to prepare for the next
horizontal scan.

In the still next horizontal scan, two transform
coefficients s8 and d9 can be calculated using line
data Y10, Y11, and Y12, and the outputs d7, s'8, and
d'9 from the line buffers.

In this manner, when a horizontal scan is made
while executing the vertical filter process, one
transform coefficient can be obtained per two lattice
point arithmetic operations.

The aforementioned arrangement shown in Fig. 9
can be used in an inverse transform process for
reclaiming the transform coefficients after the filter
process to original values, and an arrangement in this
case is as shown in Fig. 10. Since this is apparent
from the similarity of the filter process using a
lifting lattice, a description thereof will be omitted.

An arrangement having the same function as that
of Fig. 9 can be implemented by an arrangement of
Fig. 11. Line data Y8 is stored in a newly added line
buffer 1101. In the next horizontal scan, only new
line data Y9 and Y10 are externally input, and the
already input line data Y8 is supplied from the line
buffer 1101 by delaying Y10 two lines.

<Modification 1>

In modification 1, a filter arithmetic processor
is formed by connecting a plurality of lattice point
data arithmetic units shown in Fig. 12, as shown in
Fig. 13 to execute the vertical filter process.

5   The lattice point data arithmetic unit shown in
Fig. 12 is obtained by extracting a portion for
computing data for one lattice point, and one line
buffer as an input source of data required for the
arithmetic operation from the arithmetic unit that
10   compute data corresponding to four lattice points in
Fig. 11. Therefore, the arithmetic function and the
like are the same as the aforementioned contents.

On the other hand, reference numerals 1301, 1303,
1305, and 1307 in Fig. 13 denote lattice point data
15   arithmetic units shown in Fig. 12, which have the same
basic arrangement although they use different
multiplication coefficients. Since the arrangement of
the filter arithmetic processor shown in Fig. 13 is
obtained by merely replacing the arrangement of the
20   arithmetic processor shown in Fig. 11 by the four units,
it is functionally the same as Fig. 11.

A filter arithmetic processor for inverse
transformation (filter process in the reverse
direction) can be formed using identical units, as
25   shown in Fig. 14. The difference from Fig. 13 is that
multiplication coefficients in the units are vertically
replaced, and their signs are inverted.

- 36 -

The aforementioned filter arithmetic processor and that for inverse transformation using the lattice point data arithmetic units of this modification can be implemented using the lattice point data arithmetic units shown in Fig. 12, the parameters (α, β, γ, δ) of which are adjusted. That is, using lattice point data arithmetic units as common hardware (or software), both filter processes (filter processes in the forward and reverse directions) can be implemented.

In the aforementioned lattice point data arithmetic unit, the delay unit is not limited to the line buffer, but may be formed by n registers.

For example, Fig. 15 shows a case when n = 2.

On the other hand, the lattice point data arithmetic unit may not have any delay unit, and an external memory that can be commonly accessed may be connected to achieve a delay. Fig. 16 shows the arrangement of a lattice point data arithmetic unit in this case, and Fig. 17 shows the arrangement of a filter arithmetic processor using the lattice point data arithmetic units shown in Fig. 16.

In the following description, assume that the lattice point data arithmetic unit incorporates a delay unit for the sake of simplicity. However, as can be seen from the above description, the following description can be applied to a lattice point data arithmetic unit having an external delay unit.

Since the multiplication coefficients in the lattice point data arithmetic units are constants, versatile multipliers need not be used, and constant multipliers in which the way multiplicands are added is

5 determined can be used.

The arrangement of the aforementioned filter arithmetic processor of this modification is not limited to a specific filter process such as wavelet transformation or the like, but can be applied to a

10 general filter process. Also, as can be seen from the following description, the same applies to the subsequent modifications.

<Modification 2>

In modification 2 of the first embodiment, a

15 selector for selecting the input to each lattice point data arithmetic unit is connected to the input side of the unit, and data to be selected by each selector is switched depending on forward or inverse transformation, thus implementing both forward and reverse

20 transformation processes using common units.

Fig. 18 shows the arrangement of a filter arithmetic processor in this modification. In Fig. 18:

reference numeral 1800 denotes a terminal for receiving a control signal that designates the type

25 (forward/reverse direction) of transformation;

1801 to 1804, lattice point data arithmetic units which respectively have parameters α, β, γ, and δ, and

- 38 -

also constant multipliers and a function of adding/subtracting products;

1811 to 1814, 4-input/2-output selectors for switching their outputs to input pixel data or transform coefficients (or coefficient data) on the basis of the control signal which is input via the terminal 1800 and designates the type of transformation;

1821 and 1823, terminals for inputting image data before transformation;

1825 and 1827, terminals for inputting coefficient data after transformation;

1831 and 1833, terminals for outputting data (transform coefficients) obtained by the forward transformation process; and

1841 and 1843, terminals for outputting data (input pixel data) obtained by the inverse transformation process.

The selectors 1811 to 1814 switch data to be selected and output on the basis of the control signal which is input from the terminal 1800 and designates the type of transformation, and the respective lattice point data arithmetic units 1801 to 1804 add data upon forward transformation or subtract data upon inverse transformation.

For this purpose, the arrangement of each of the lattice point data arithmetic units 1801 to 1804 is

changed to that shown in Fig. 19, so as to be able to add/subtract a product of a given constant. A practical difference in the circuit arrangement is that an adder is replaced by an adder/subtractor 1901.

5   When a control signal for designating forward transformation is input to the terminal 1800, the selectors 1811 to 1814 select and output left two inputs (the selector 1811 in Fig. 18 selects Y9 and Y10), and the lattice point data arithmetic units 1801

10   to 1804 are set in a mode for adding the constant multiplication results (the inverting circuit (adder/subtractor) 1901 in each lattice point data arithmetic unit is set in an add mode), thus achieving the arrangement equivalent to Fig. 13.

15   On the other hand, when a control signal for designating inverse transformation is input to the terminal 1800, the selects 1811 to 1814 select and output right two inputs (in Fig. 18, two outputs from the lattice point data arithmetic unit one stage below,

20   except for the selector 1814 that selects two inputs s10 and d11), and the lattice point data arithmetic units 1811 to 1814 are set in a mode for subtracting the constant multiplication results (the adder/subtractor 1901 in each lattice point data

25   arithmetic unit is set in a subtract mode), thus achieving the arrangement equivalent to Fig. 14.

As can be seen from Fig. 10, since Y7 is output from a unit (1801) when C = $-\alpha$, and Y8 is output from a unit (1802) when C = $-\beta$, the terminals 1841 and 1843 respectively output Y7 and Y8.

When the 4-input/2-output selectors 1811 to 1814 are used, the transform outputs are obtained from different terminals depending on forward or inverse transformation. However, when the selectors 1812 and 1813 are replaced by cross switches 2001 and 2003 shown in Figs. 20A and 20B, transform outputs can be output from identical terminals 2101 and 2103 independently of forward or inverse transformation, as shown in Fig. 21.

<Modification 3>

A filter arithmetic processor of this modification executes a multiplication process for scaling, which is done at the end of the filter process based on the lifting scheme, using identical multipliers for forward and inverse transformation processes.

Let K be a scaling parameter. In JPEG2000, final high-frequency transform coefficients are obtained by multiplying those after the lifting arithmetic operations by K, and final low-frequency transform coefficients are obtained by multiplying those after the lifting arithmetic operations by 1/K.

When multipliers (2201, 2203) for scaling are added to a vertical 9/7-DWT arithmetic processor of

this modification as the filter arithmetic processor

shown in Fig. 13, an arrangement shown in Fig. 22 is

obtained. In Fig. 22, reference numeral 2201 denotes a

multiplier for multiplying high-frequency transform

5   data by K; and 2203, a multiplier for multiplying

low-frequency transform data by 1/K.

     When multipliers (2301, 2303, 2311, 2313) for

scaling are added to the vertical 9/7-DWT/IDWT

arithmetic processor shown in Fig. 18, an arrangement

10   shown in Fig. 23 is obtained. As can be seen from

Fig. 23, two multipliers 2301 and 2303 are required for

DWT arithmetic scaling, and two multipliers 2311 and

2313 are required for IDWT arithmetic scaling.

     These four multipliers are not simultaneously

15   used, and only two multipliers are used at a given

timing.

     This modification uses two identical multipliers

in the two transformation modes by following the rules

of modification 2 as much as possible.

20   Fig. 24 shows the arrangement of a vertical

9/7-DWT/IDWT arithmetic processor of this modification.

A selector 2401 is connected to the output side of the

lattice point data arithmetic unit 1804, and two

multipliers 2411 and 2413 which are commonly used are

25   connected to the output side of the selector 2401.

Other arrangements and building components are the same

as those in Fig. 18 of modification 2.

<Modification 4>

This modification presents an arithmetic processor shown in Fig. 25 as a modification of the arithmetic processor shown in Fig. 9. In the arithmetic processor shown in Fig. 9, d7 is input to the line buffer 915. However, in this modification, $\delta \cdot d7$ obtained by multiplying d7 by the parameter δ in advance is input. The line buffer 915 that receives $\delta \cdot d7$ outputs an output value $\delta \cdot d5$ similarly multiplied by the parameter δ. Other arrangements and operations are the same as those in the arithmetic processor shown in Fig. 9.

In this arrangement, the arithmetic volume is the same as that made by the arithmetic processor shown in Fig. 9. In this modification, d7 has been exemplified. However, the present invention is not limited to such specific data, and some or all of remaining d'9 and s'8 may be used. For example, in case of d'9, the line buffer 911 receives $\beta \cdot d'9$, and its output is $\beta \cdot d'7$. Upon computing s'8, $\beta \cdot d'7$ is not multiplied by β.

<Modification 5>

This modification presents an arithmetic processor shown in Fig. 26 as a modification of the arithmetic processor shown in Fig. 9. In the arithmetic processor shown in Fig. 9, d7 is input to the line buffer 915. However, in this modification, $(\delta \cdot d7 + s'8)$ is input, and an adder 2601 for adding s'8

- 43 -

to $\delta \cdot d7$ is equipped so as to generate $(\delta \cdot d7 + s'8)$ which is to be input to the line buffer 915.

In Fig. 26, the number of adders increases. However, an addition process required for computing the transform coefficient s6 includes additions of three terms in, e.g., modification 4, but those of two terms in this modification. Hence, the total arithmetic volume is the same as that of, e.g., modification 4.

<Modification 6>

In the above modification, three transform data calculated from identical column data one line before are delayed by the three delay units. In this modification, one transform coefficient calculated from identical column data one line before and an intermediate arithmetic result upon computing transform data on the lattice are respectively delayed by first and second delay units, and are used in calculations of a new transform coefficient.

Fig. 27 shows a schematic arrangement of an arithmetic processor of this modification. Two delay units (line buffers) 913 and 915 are used in the arithmetic processor shown in Fig. 9. The line buffer 915 stores the transform coefficient d7 as in the first embodiment, but the line buffer 913 stores $\beta \cdot (d'7 + d'9)$. Line data Y6, Y7, Y8, Y9, and Y10 required for calculating $\beta \cdot (d'7 + d'9)$ are input from five terminals in the upper portion of Fig. 27, and another data

- 44 -

$\beta \cdot (d'5+d'7)$ required for calculating the transform

coefficient d7 is supplied from the line buffer 913.

Since the execution timings and the like of the

vertical filter process while making a horizontal scan

5 are the same as those in the first embodiment, a

detailed description thereof will be omitted.

Although this modification requires a larger

arithmetic volume, the number of delay units can be

smaller than that in the first embodiment. More

10 specifically, three lattice point arithmetic operations

are required per coefficient (two in the first

embodiment), and only two delay units (first and second

delay units) are required. In transformation using the

lifting scheme, inverse transformation can be processed

15 using the arrangement by inverting the order and signs

of coefficients used in the lattice point arithmetic

operations. That is, inverse transformation can be

done by the arrangement obtained by applying the

aforementioned embodiment and modifications to the

20 lifting lattice shown in Fig. 28.

[Second Embodiment]

All the discrete wavelet transformation processes

in the first embodiment and its modifications are

associated with hardware. However, when the arithmetic

25 processes are formulated, and sequences are implemented

by line buffers, most of the above processes can be

implemented by software. Hence, the present invention

can be achieved not only by a wavelet coefficient transformation apparatus but by a wavelet coefficient transformation scheme.

This process will be explained below using the flow chart in Fig. 29. Assume that image data to be processed is input from an input device (not shown), and program codes according to this flow chart are stored in a memory that a CPU (not shown) can access. Note that index n used in the following description is $n > 1$.

In step S2901, three image data (Y_{n+2}, Y_{n+3}, Y_{n+4}) to be processed are read out from a memory (not shown).

In step S2903, three lattice point data d'_{n+1}, S'_n, and d_{n-1} are read out from sequences H1, H2, and H3 corresponding to line buffers, which store these lattice point data. In step S2905, $d'_{n+3} = Y_{n+3} + \alpha \cdot (Y_{n+2} + Y_{n+4})$ is computed. In step S2907, the lattice point data d'_{n+3} is stored in the sequence H1. In step S2909, $S'_{n+2} = Y_{n+2} + \beta \cdot (d'_{n+1} + d'_{n+3})$ is computed. In step S2911, the lattice point data S'_{n+2} is stored in the sequence H2. In step S2913, $d'_{n+1} = d'_{n+1} + \gamma \cdot (S'_{n+2} + S'_n)$ is computed. In step S2915, the transform coefficient d_{n+1} is stored in the sequence H3. In step S2917, $S_n = S'_n + \delta \cdot (d_{n-1} + d_{n+1})$ is computed. In step S2919, the transform coefficients S_n and d_{n+1} are output to the next processing stage.

Since the processing contents of the respective

steps and the overall process are obvious from the

aforementioned embodiment, a description thereof will

be omitted. As storage destinations of computed

5   lattice point data and transform coefficients, simple

transformation, registers, and the like may be used in

place of the sequences.

According to the first and second embodiments of

the present invention mentioned above, when the filter

10   process is executed using a plurality of arithmetic

units that make multiplication and addition, an

increase in circuit scale can be suppressed, and the

circuit structure can be simplified.

[Third Embodiment]

15   The embodiment to be described below allows an

efficient boundary process when internal data of an

image boundary are replicated and used in an external

region upon processing the wavelet transformation

process or filter process using the lifting arithmetic

20   operations. Prior to the description of this

embodiment, the terminology is defined.

A lattice point data arithmetic unit that

computes one of equations (1) to (8) will be referred

to as a single-function lattice point data arithmetic

25   unit hereinafter.

By contrast, a lattice point data arithmetic unit which also has an arithmetic mode corresponding to the following boundary processes:

$$D0 = X0 + 2\alpha \cdot X1 \tag{1a}$$

$$E0 = X0 + 2\beta \cdot D1 \tag{2a}$$

$$H0 = D0 + 2\gamma \cdot E1 \tag{3a}$$

$$L0 = E0 + 2\delta \cdot H1 \tag{4a}$$

$$DN = XN + 2\alpha \cdot XN-1 \tag{1b}$$

$$EN = XN + 2\beta \cdot DN-1 \tag{2b}$$

$$HN = DN + 2\gamma \cdot EN-1 \tag{3b}$$

$$LN = EN + 2\delta \cdot HN-1 \tag{4b}$$

$$E0 = L0 - 2\delta \cdot H1 \tag{5a}$$

$$D0 = H0 - 2\gamma \cdot E1 \tag{6a}$$

$$X0 = E0 - 2\beta \cdot D1 \tag{7a}$$

$$X0 = D0 - 2\alpha \cdot X1 \tag{8a}$$

$$EN = LN - 2\delta \cdot HN-1 \tag{5b}$$

$$DN = HN - 2\gamma \cdot EN-1 \tag{6b}$$

$$XN = EN - 2\beta \cdot DN-1 \tag{7b}$$

$$XN = DN - 2\alpha \cdot XN-1 \tag{8b}$$

will be referred to as a boundary lattice point data arithmetic unit hereinafter.

Equations (1a) to (4a) and (5a) to (8a) are arithmetic operations corresponding to the head boundary data, and equations (1b) to (4b) and (5b) to (8b) are arithmetic operations corresponding to the last boundary data.

A boundary lattice point data arithmetic unit based on a single-function lattice point data arithmetic unit that computes equation (1) also has one or both of arithmetic functions of equations (1a) and (1b). The same applies to lattice point data

5   arithmetic units corresponding to equations (2) to (8).

Fig. 37 shows the arrangement of the third embodiment according to the present invention in consideration of the definitions of terminology

10   mentioned above. In Fig. 37:

● represents a lattice point data arithmetic unit also having an arithmetic function corresponding to boundary data, i.e., a boundary lattice point data arithmetic unit, and ○ represents a single-function

15   lattice point data arithmetic unit. Other symbols are the same as those in Fig. 32.

A boundary lattice point data arithmetic unit that outputs E0 has arithmetic functions of both equations (2) and (2a), and a boundary lattice point

20   data arithmetic unit that outputs L0 has arithmetic functions of both equations (4) and (4a).

Fig. 37 shows minimum lattice point data arithmetic units required for outputting a pair of low- and high-frequency transform coefficients, and

25   that arrangement (connection relationship) can be replaced by hardware.

The lattice point data arithmetic units can be implemented by arrangements shown in Figs. 35 and 36. In Fig. 35, reference numerals 5601, 5603, and 5605 denote terminals for inputting three data; 5607, a terminal for outputting computed lattice point data; 5611, an adder for adding two end input data; 5613, a multiplier for multiplying the sum by a coefficient (one of α, β, γ, and δ); and 5615, an adder for adding the product to the central input data.

The lattice point data arithmetic unit in which the multiplication coefficient of the multiplier 5613 is α is a single-function lattice point data arithmetic unit corresponding to equation (1), and those in which the multiplication coefficients are β, γ, and δ are single-function lattice point data arithmetic units corresponding to equations (2), (3), and (4), respectively.

Assuming that the multiplication coefficient is α, and data X2, X3, and X4 are input to the terminals 5601, 5603, and 5605, $D2 = X2 + \alpha(X1 + X3)$ is computed according to equation (1), and the result is output from the terminal 5607.

In Fig. 36, a position converter 5703, selector 5701, and terminal 5705 for inputting a switching control signal of the selector are added in addition to the arrangement shown in Fig. 35. This lattice point

data arithmetic unit also has an arithmetic function of boundary data in addition to that of Fig. 35.

When the head boundary data is input to the terminal 5603 and no effective data is input to the terminal 5601, data input from the terminal 5605 is input to the position converter 5703 which doubles that data by shifting up its bit position by one, and the converted data is selected by the selector 5701 in place of the output from the adder 5611 to make subsequent calculations. The arithmetic result is output as boundary-processed data from the terminal 5607. Since this arithmetic operation is executed only when the head boundary data is input to the terminal 5603, its timing is controlled by a control signal input from the terminal 5705.

When the lattice point data arithmetic units described using Figs. 35 and 36 are arranged, as shown in Fig. 37, a boundary process can be done without any problems as a whole. To help easier understanding, Figs. 38 to 40 show the flow of valid data by the solid lines and that of invalid data by the broken lines upon executing the boundary process.

In Fig. 38, since head data X0 has not reached the position to be processed yet, no processing output is obtained, and all arithmetic operations are invalidated. Hence, all data flows are indicated by the broken lines. Since the lifting arithmetic

operation yields two output data for a given data input,
input data can be shifted by two taps to obtain the
same number of output data as that of input data. For
this reason, cases will be examined in Figs. 39 and 40
5   to be described below wherein input states in which
input data in Fig. 38 are shifted to the left by two
taps each are processed.

Fig. 39 shows a case wherein head data X0 is
located at a boundary process position. Since there is
10   no input data on the left side of head data X0,
input/output data to the left four lattice point data
arithmetic units are invalidated. At this time, since
the lattice point data arithmetic units that compute E0
and L0 have only two valid input data, they process in
15   an arithmetic mode corresponding to the boundary
process. Of course, a control signal for switching the
arithmetic mode is switched like 0 → 1 → 0 in
synchronism with the timings of input data.

Fig. 40 shows a case wherein head data X0 has
20   passed the boundary process position. In this case, E0
is required to calculate L2, and the lattice point data
arithmetic unit that calculates E0 has only two valid
input data. Hence, that lattice point data arithmetic
unit must process in the arithmetic mode corresponding
25   to the boundary process.

The above description corresponds to a case
wherein the head input data is transformed into a

- 52 -

low-frequency coefficient. Upon transforming the head
input data into a high-frequency coefficient,
processing must be done using another arrangement.
Fig. 41 shows that arrangement. In order to transform
the head input data into a high-frequency coefficient,
the head data input position must be shifted by one
unlike transformation into a low-frequency coefficient.
Fig. 41 also shows this state.

The positions of the boundary lattice point data
arithmetic units ● are shifted to the left by one in
correspondence with the input position of the head data
that has been shifted by one.

The shift direction of the boundary lattice point
data arithmetic units ● is not limited to the left but
may be the right. The arrangement in such case is as
shown in Fig. 42.

When head data in a given block must be
transformed into a low-frequency coefficient, and that
in another block into a high-frequency coefficient,
processing must be done using an arrangement shown in
Fig. 43 which has both the functions of Figs. 37 and 42.
Also, an arrangement in Fig. 44 is available as that
corresponding to Fig. 42.

When an image undergoes wavelet transformation,
as described above, processing can be done without
preparing for data outside the boundary in advance as
if data replicated at the boundary were apparently

generated at the boundary processing timing. Therefore,
the need for a process for preparing for data outside
the boundary before the filter process can be obviated,
and the need for a storage area for storing data
5   outside the boundary can also be obviated.

In the above example, the boundary process of
head data of the boundary has been discussed. An
arrangement corresponding to a boundary process of last
data (to be referred to as a terminal end process
10   hereinafter) will be explained below.

Two methods are available to cope with the
terminal end process. One of these methods will be
described below, and the other will be described later
as a modification.

15   Briefly speaking, an important point of this
embodiment is to input all input data to the arithmetic
units after their positions are symmetrically exchanged.

For this purpose, a cross switch 51201 for
symmetrically exchanging the positions of input data is
20   provided. The arithmetic process uses Fig. 43 or 44 of
the above example. Fig. 45 shows an arrangement when
Fig. 43 is used.

The cross switch 51201 has a cross mode for
outputting input data after exchanging their right and
25   left positions, and a through mode for directly
outputting input data to the right-down units without
exchanging them.

The cross switch operates in the through mode from the head data to given middle data, and is switched to the cross mode halfway through the process to input up to the last data.

5   The output position of the processing result changes before and after mode switching, and the way the output position changes differs depending on the arithmetic processors shown in Figs. 43 and 44.

Figs. 46, 47, and 48 show the way the output
10   position changes upon executing the arithmetic process using Fig. 43, and Figs. 49 and 50 show that upon executing the arithmetic process using Fig. 44.

Assume that the two computed coefficients are output, as shown in Fig. 46, before switching.

15   If the mode of the cross switch 51201 alone is switched while input data remain the same, a new high-frequency coefficient is output, as shown in Fig. 47. After that, when input data are shifted by two taps each, two coefficients, i.e., high- and
20   low-frequency coefficients are output, as shown in Fig. 48.

Figs. 46 and 48 seem to be an identical output state at first glance. However, in Fig. 46, the suffix number of the left high-frequency coefficient is
25   smaller than that of the right low-frequency coefficient. In Fig. 48, since the input data

positions are symmetrically replaced, the relationship of the suffix numbers is reversed.

The reversed relationship of the suffix numbers also applies to a case wherein the output position changes from Fig. 49 to Fig. 50. That is, the suffix number of the left output is smaller than that of the right output before mode switching, but the suffix number of the left output becomes larger after mode switching.

In Figs. 49 and 50, the input data state need not be temporarily maintained upon switching the mode. The output position changes instead.

<Modification>

The other method that copes with the terminal end process will be explained below.

In this modification, a boundary lattice point data arithmetic unit for the terminal end process, and a boundary lattice point data arithmetic unit that can execute the boundary processes of both the head and last data are used without any cross switch. Figs. 51 and 52 respectively show the arrangements of these arithmetic units.

The difference between the boundary lattice point data arithmetic unit for processing the head data shown in Fig. 36, and Fig. 51 is that the input to the position converter 5703 is changed from the terminal 5605 to the terminal 5601.

In the boundary lattice point data arithmetic
unit shown in Fig. 52, the input signals to the
terminals 5601 and 5605 can be selectively input to the
position converter 5703 to attain both the boundary

5   processes. Switching is done by a selector 51601, and
a switching control signal of the selector is input
from a terminal 51603. Other building components are
the same as those in Fig. 36.

Fig. 53 shows the overall arrangement of a

10   transformation processor by expressing the boundary
lattice point data arithmetic units shown in Figs. 51
and 52 by ◆ and ◎. This is the arrangement of this
modification. In Fig. 53, X25 indicates the last data,
the flow of valid data is indicated by the solid lines,

15   and that of invalid data is indicated by the broken
lines.

Upon transforming the head data into a
high-frequency coefficient, that coefficient is output
from a lattice point data arithmetic unit H23. Upon

20   transforming the last data into a high-frequency
coefficient, that coefficient is output from a lattice
point data arithmetic unit H25. Hence, outputs are
extracted from the three arithmetic units if a
low-frequency coefficient is included.

25   When the number of arithmetic units from which
outputs are extracted is to be limited to two, the
transformation processor can have an arrangement shown

- 57 -

in Fig. 54. With this arrangement, all high-frequency coefficients can be extracted from the lattice point data arithmetic unit H25, and low-frequency coefficients can be extracted from a lattice point data

5   arithmetic unit L24.

The arrangement of only the forward transformation processor has been described in the above embodiment and its modification. But it is obvious to those who are skilled in the art that the

10   arrangement of the embodiment can be easily applied to an inverse transformation processor due to the similarity between the forward and inverse transformation processors shown in Figs. 32 and 33. Therefore, the present invention is not limited to the

15   above embodiment.

As described above, according to the embodiment, means for selecting only data inside the boundary is provided to some of lattice point data arithmetic units having a function of computing lattice point data, and

20   the output from the selection means is multiplied by a predetermined coefficient. In this way, the need for a process for replicating data inside the boundary to generate data outside the boundary is obviated, and no storage area for storing the data outside the boundary

25   is required.

[Fourth Embodiment]

In this embodiment, lifting arithmetic operations of the filter process are made by an arrangement in which a plurality of lattice point data arithmetic units shown in Fig. 55 are connected, as shown in

5   Fig. 56.

Referring to Fig. 55, reference numerals 52601 and 52603 denote terminals for inputting two data; 52607, a terminal for outputting computed lattice point data; 52621, a buffer for storing input data from the

10   terminal 52603; 52609, a terminal for externally outputting the output from the buffer 52621; 52611, an adder for adding the output data from the buffer 52621 and input data; 52613, a multiplier for multiplying the sum by a coefficient (one of α, β, γ, and δ); and 52615,

15   an adder for adding the product to input data located at the center of three data used in the arithmetic operations.

An outline of the arithmetic scheme will be briefly described below with reference to Fig. 32 again.

20   A case will be examined below wherein nine input data X0, X1, X2, X3, X4, X5, X6, X7, and X8 are processed. In this case, by computing 10 lattice point data (D1, D3, D5, D7, E2, E4, E6, H3, H5, and L4), a low-frequency transform coefficient L4 and

25   high-frequency transform coefficient H5 can be output.

When two data X9 and X10 are added as new input data, a low-frequency transform coefficient L6 and

- 59 -

high-frequency transform coefficient H7 can be output

by similarly computing 10 lattice point data. At this

time, if the previously computed lattice point data can

be used, only four data D9, E8, L7, and L6 need be

5   newly calculated.

In order to use the previously computed lattice

point data, means for storing and holding the lattice

point data is required, which is the buffer 52621 in

Fig. 55.

10   Only the buffer in an uppermost lattice point

data arithmetic unit 52701 in Fig. 56 is used to hold

previously input data in place of the previously

computed lattice point data. The buffers in other

lattice point data arithmetic units are used to hold

15   the previously computed lattice point data. The size

of this buffer is 1 in minimum, and has no upper limit.

For example, a case will be examined below

wherein the low-frequency transform coefficient L6 and

high-frequency transform coefficient H7 are output.

20   The uppermost lattice point data arithmetic unit 52701

receives only two new input data X9 and X10. This

lattice point data arithmetic unit computes D9, and

data X8 required for the arithmetic operation is output

from the buffer 52621 in Fig. 55. This X8 is stored in

25   the buffer when X8 was previously input from the

terminal 52603.

The lattice point data arithmetic unit 52701
externally outputs the computed data D9 and the output
data X8 from the buffer from the terminals 52607 and
52609, and inputs them to the next lattice point data
5   arithmetic unit 52702.

The lattice point data arithmetic unit 52702
computes E8 based on the input data, and the other data
D7 required for the arithmetic operation is output from
the buffer 52621 in that unit. This D7 is stored in
10   the buffer when it was previously input from the
terminal 52603. The unit 52702 externally outputs the
computed data E8 and the output data D7 from the buffer
from the terminals 52607 and 52609, and sends them to
the next lattice point data arithmetic unit 52703.

15   The lattice point data arithmetic units 52703 and
52704 execute the same processes. As a result, the
arithmetic unit 52703 outputs a high-frequency
transform coefficient H7, and the arithmetic unit 52704
outputs a low-frequency transform coefficient L6.

20   After that, every time two new data are input to
the arithmetic unit 52701, the arithmetic units 52703
and 52704 output high- and low-frequency transform
coefficients.

The fourth embodiment discloses arrangements of
25   various (lattice point data) arithmetic units for
efficiently executing a process equivalent to a
boundary process for replicating data inside the image

boundary to use the data as those outside the image
boundary upon executing wavelet transformation or a
filter arithmetic process, and the way these arithmetic
units are connected to execute the filter process.

5   New arithmetic units to be added directly use
equations (1a) to (8b) mentioned above. Equations (1a)
to (4a) and (5a) to (8a) are arithmetic contents
corresponding to the head boundary data, and equations
(1b) to (4b) and (5b) to (8b) are those corresponding

10 to the last boundary data.

The lattice point data arithmetic units 52701 to
52704 in Fig. 56 have arithmetic functions of equations
(1) to (4) above. Arithmetic units having arithmetic
functions of equations (1a) to (4a) or (1b) to (4b) in

15 addition to these arithmetic functions will be examined
below.

An arithmetic unit having two arithmetic
functions of equations (1) and (1a), equations (2) and
(2a), equations (3) and (3a), or equations (4) and (4a),

20 will be referred to as a start end compatible (lattice
point data) arithmetic unit hereinafter, and its
arrangement is as shown in Fig. 57.

In Fig. 57, a position converter 52801, selector
52803, and terminal 52805 for inputting a switching

25 control signal of the selector are added in addition to
the arrangement shown in Fig. 55. By setting the
control signal at "1" at the processing timing of the

head boundary data, and "0" at the processing timings
of other data, the head boundary data can be processed
using equation (1a), and other data can be processed
using equation (1).

5   An arithmetic unit in which the multiplication
coefficient of the multiplier 52613 is α is a start end
compatible arithmetic unit that computes equations (1)
and (1a), and those in which the multiplication
coefficients are β, γ, and δ are start end compatible
10   arithmetic units which correspond to equations (2) and
(2a), (3) and (3a), and (4) and (4a), respectively.

Likewise, an arithmetic unit having two
arithmetic functions of equations (1) and (1b),
equations (2) and (2b), equations (3) and (3b), or
15   equations (4) and (4b), will be referred to as a
terminal end compatible (lattice point data) arithmetic
unit hereinafter. This arrangement is as shown in
Fig. 58. The basic arrangement is substantially the
same as that in Fig. 57, except that the input signal
20   to the position converter 52801 is changed to the
output from the buffer 52621. With this change, the
processes of equations (1b) to (4b), i.e., the boundary
processes for the last data can be done.

The fourth embodiment provides an arrangement
25   that can appropriately execute boundary processes of
data at the two ends if the size (the number of
successive data) of data to be processed is specified

- 63 -

by an even number. Figs. 59 and 63 show such arrangements.

The arrangement in Fig. 59 is used to transform the head data into a low-frequency coefficient, and that in Fig. 63 is used to transform the head data into a high-frequency coefficient. The difference between these two arrangements is that start and terminal end compatible arithmetic units replace each other.

Also, the head data (X0) is input to the uppermost arithmetic unit from different terminals in these arrangements. The head data is input to the terminal 52603 in Fig. 59, and the terminal 52601 in Fig. 63.

The operation of the arrangement in Fig. 59 will be described below with reference to Figs. 60 and 61. Fig. 60 shows an outline of the overall filter process, and Fig. 61 shows inputs/outputs of the respective arithmetic units in respective cycles.

Fig. 60 shows lattice point data which must be calculated upon transforming the head data into a low-frequency coefficient. Especially, lattice point data indicated by ● must be calculated by the aforementioned arithmetic operations for the boundary processes. More specifically, E0, L0, D11, and H11 are respectively obtained by computing equations (2a), (4a), (1b), and (3b).

In cycle A, X0 alone is input to the input terminal 52603 of an arithmetic unit 53001. This input data X0 is stored in the buffer 52621. At this time, other arithmetic units process data of other blocks or do not process any data. In Fig. 61, the arithmetic unit or units which processes or process data of interest is or are indicated by the solid lines, and other arithmetic units are indicated by the broken lines, thus discriminating arithmetic units.

In cycle B, X2 is input to the same input terminal 52603, and X1 to the input terminal 52601. The arithmetic unit 53001 computes D1 from three data, i.e., the buffer output X0, and the input data X1 and X2, and outputs the arithmetic result D1 and the buffer output X0 to the next arithmetic unit 53002. As can be seen from the above description, the arithmetic unit 53001 need not be a start end compatible arithmetic unit.

The arithmetic unit 53002 computes E0 from the two input data X0 and D1, and outputs only the arithmetic result E0 to the terminal 52603 of the next arithmetic unit 53003. At this time, this arithmetic unit executes a start end boundary process on the basis of equation (2a). Hence, the arithmetic unit 53002 must be a start end compatible arithmetic unit.

The arithmetic unit 53003 stores the input data E0 in the buffer 52621.

- 65 -

In cycle C, X3 is input to the input terminal 52601 and X4 to the input terminal 52603. The arithmetic unit 53001 computes D3 from three data, i.e., the buffer output X2 and the input data X3 and X4, and

5   inputs the arithmetic result D3 and buffer output X2 to the next arithmetic unit 53002.

The arithmetic unit 53002 computes E2 from three data, i.e., the buffer output D1 and the input data X2 and D3, and outputs the arithmetic result E2 and buffer

10   output D1 to the next arithmetic unit 53003.

The arithmetic unit 53003 computes H1 from three data, i.e., the buffer output E0 and the input data D1 and E2, and outputs the arithmetic result H1 and buffer output E0 to the next arithmetic unit 53004.

15   The arithmetic unit 53004 computes L0 from the two data E0 and E1, and outputs the arithmetic result L0 alone. At this time, this arithmetic unit executes a start end boundary process on the basis of equation (4a). Hence, the arithmetic unit 53004 must be a start

20   end compatible arithmetic unit.

Cycles A, B, and C need not time-serially appear, but the respective arithmetic units must be controlled so that input data and data read out from the buffer are associated with each other. The simplest method of

25   implementing this is to periodically process associated data.

The boundary processes of the head data have been
explained. The boundary processes of the last data
will be explained below with reference to Figs. 60 and
62. Assume that X11 represents the last data in

5   correspondence with Fig. 60 to be referred to.

Assume that the last data X11 is input to the
input terminal 52601 of the arithmetic unit 53001 in
cycle P. At this time, the buffers of the arithmetic
units 53001 to 53004 store X10, D9, E8, and H7,

10 respectively.

The arithmetic unit 53001 computes D11 from two
data, i.e., the buffer output X10 and the input data
X11, and outputs the arithmetic result D11 and the
output X10 of the buffer 52621 to the next arithmetic

15 unit 53002. At this time, the arithmetic unit executes
a terminal end boundary process on the basis of
equation (1b). Hence, the arithmetic unit 53001 must
be a terminal end compatible arithmetic unit.

The arithmetic unit 53002 computes E10 from three

20 data, i.e., the buffer output D9 and the input data X10
and D11, and outputs the arithmetic result E10 and
buffer output D9 to the next arithmetic unit 53003. At
this time, the input data D11 is stored in the buffer.

The arithmetic unit 53003 computes H9 from three

25 data, i.e., the buffer output E8 and the input data D9
and E10, and outputs the arithmetic result H9 and

buffer output E8 to the next arithmetic unit 53004. At this time, the input data E10 is stored in the buffer.

The arithmetic unit 53004 computes L8 from three data, i.e., the buffer output H7 and the input data E8 and H9, and outputs the arithmetic result L8 as a filter process result.

The contents of input/output data of the respective arithmetic units are also shown in <Cycle P> in Fig. 62.

In cycle Q, the buffer output D11 in the arithmetic unit 53002 is output to the next arithmetic unit 53003.

The arithmetic unit 53003 computes H11 from two data, i.e., the buffer output E10 and the input data D11, and outputs the arithmetic result H11 and the buffer output E10 to the next arithmetic unit 53004. At this time, this arithmetic unit executes a terminal end boundary process on the basis of equation (3b). As can be seen from the above description, the arithmetic unit 53003 must be a terminal end compatible arithmetic unit. The arithmetic result H11 is also externally output as a filter process result.

The arithmetic unit 53004 computes L10 from three data, i.e., the buffer output H9 and the input data E10 and H11, and outputs the arithmetic result L10 as a filter process result. As in the description of the

boundary processes of the head data, cycles P and Q
need not time-serially appear.

To summarize, the arithmetic units 53002 and
53004 must be the start end compatible arithmetic units,
and the arithmetic units 53001 and 53003 must be the
terminal end compatible arithmetic units.

The start end compatible units execute boundary
processes (switch the selectors) only in one cycle in
which the head data (data with suffix 0 in the above
description) is input, and the terminal end compatible
units execute boundary processes (switch the selectors)
only in one cycle in which the last data (data with
suffix 11 in the above description) is input.

Fig. 59 which shows the arrangement used upon
transforming the head data into a low-frequency
coefficient has been described. Fig. 63 which shows an
arrangement used upon transforming the head data into a
high-frequency coefficient will be described.

Fig. 64 shows the lifting lattice structure used
upon transforming the head data into a high-frequency
coefficient, and the following description will be
given using Fig. 64.

As can be seen from comparison between Figs. 64
and 60, the positions of lattice point data ●
calculated by the boundary process arithmetic
operations have horizontally opposite relationships.

This means that the start and terminal end compatible arithmetic units replace each other.

More specifically, the arrangement of Fig. 63 in which the start and terminal end compatible arithmetic units in Fig. 59 are replaced can compute lattice point data in Fig. 64, and can transform the head data into a high-frequency coefficient.

In the arrangement of the fourth embodiment, even when the last data of the previous block and the head data of the next block are coupled and processed continuously, their boundary processes can be independently done, and data of the two blocks never interfere with each other.

The continuous process is implemented when each arithmetic unit executes a boundary process corresponding to input data at a timing at which boundary data such as the last data, head data, or the like which appears at the boundary of blocks, or transform data at the same position (with the same suffix number) as the boundary data is input to each lattice point data arithmetic unit. When the arithmetic unit does not have any boundary process function corresponding to input data, a normal arithmetic process is executed.

In this manner, when data with a large size is broken up into a plurality of blocks, and the boundary of neighboring blocks undergoes the boundary process,

- 70 -

the data with a large size can be continuously
processed.

[Fifth Embodiment]

In the fourth embodiment, the size of data to be
processed is limited to that specified by an even
number. The fifth embodiment will explain arrangements
used upon transforming the head data into low- and
high-frequency coefficients when the size of data to be
processed is specified by an odd number.

The fifth embodiment uses an arithmetic unit with
an arrangement shown in Fig. 65. This arithmetic unit
has functions of both the start and terminal end
compatible arithmetic units. Hence, this arithmetic
unit will be referred to as a both end compatible
arithmetic unit hereinafter. The functions of the two
different units are implemented by arranging a selector
53601. A control signal to the selector is input from
a terminal 53603.

Fig. 66 shows an arrangement used upon
transforming the head data of data having an
odd-numbered size into a low-frequency coefficient, and
Fig. 67 shows an arrangement used upon transforming
such head data into a high-frequency coefficient.

The total number of lattice point data that
require boundary processes among those calculated upon
executing the filter process using the lifting
arithmetic operations is the same as the number of

- 71 -

stages of the lifting arithmetic operations. When the
number of stages of the lifting arithmetic operations
is four, as shown in Fig. 30, two lattice point data of
each of the head and last data require boundary

5   processes.

When the data size is specified by an even number
as in the fourth embodiment, the lifting arithmetic
operations which require the start end boundary process
and those which require the terminal end boundary

10   process are alternately located and never overlap (see
Figs. 60 and 64).

However, when the data size is specified by an
odd number, the lifting arithmetic operations which
require the start end boundary process and those which

15   require the terminal end boundary process completely
match (see Figs. 68 and 69).

Upon transforming the head data into a
low-frequency coefficient, both the head and last data
must undergo boundary processes in the second and

20   fourth lifting arithmetic operation stages, as shown in
Fig. 68.

Upon transforming the head data into a
high-frequency coefficient, both the head and last data
must undergo boundary processes in the first and third

25   lifting arithmetic operation stages, as shown in
Fig. 69.

- 72 -

This means that only some lattice point data arithmetic units require both the start and terminal end boundary process functions.

More specifically, by replacing such some lattice point data arithmetic units by the both end compatible arithmetic unit shown in Fig. 65, the boundary process of data with an odd-numbered size can be achieved.

In the arrangement shown in Fig. 66, lattice point data arithmetic units of the second and fourth stages are replaced by the both end compatible arithmetic unit shown in Fig. 65, and those of the first and third stages are the same as the lattice point data arithmetic unit in Fig. 56. With this arrangement, the process corresponding to Fig. 68 can be done.

In the arrangement shown in Fig. 67, lattice point data arithmetic units of the first and third stages are replaced by the both end compatible arithmetic unit shown in Fig. 65, and those of the second and fourth stages are the same as the lattice point data arithmetic unit in Fig. 56. With this arrangement, the process corresponding to Fig. 69 can be done.

In the arrangements of this embodiment, when one dummy data is inserted between the last data of the previous block and the head data of the next block, a plurality of blocks can be continuously processed.

- 73 -

If no dummy data is inserted, the transform
coefficient of the last data of the previous block, and
that of the head data of the next block become
coefficients of different types, and boundary data

5   cannot be systematically transformed into a low- or
high-frequency coefficient.

[Sixth Embodiment]

An arrangement of Fig. 70 in which all lattice
point data arithmetic units are replaced by both end

10   compatible arithmetic units can appropriately execute
boundary processes even when boundary data is to be
transformed into either a low- or high-frequency
coefficient. Also, this arrangement can appropriately
execute boundary process independently of the even- or

15   odd-numbered data size. Fig. 70 shows an example of
input/output data upon transforming the head data into
a low-frequency coefficient as one processing example.

Furthermore, the both end compatible arithmetic
unit in Fig. 65 is slightly modified, as shown in

20   Fig. 71. In this modification, the adder 52615 in
Fig. 65 is replaced by an adder/subtractor 54201. This
is to cope with inverse lifting arithmetic operations
in Fig. 31 (that modified unit is also called a both
end compatible arithmetic unit since it is modified

25   slightly). In addition to the above modification,
selectors are inserted between neighboring both end
compatible arithmetic units, as shown in Fig. 72, and

processing is done in a reverse order like a selector 54314 → arithmetic unit 54304 → selector 54313 → arithmetic unit 54303 → selector 54312 → arithmetic unit 54302 → selector 54311 → arithmetic unit 54301, thus implementing inverse transformation.

Forward transformation is done by processing in the order of the selector 54311 → arithmetic unit 54301 → selector 54312 → arithmetic unit 54302 → selector 54313 → arithmetic unit 54303 → selector 54314 → arithmetic unit 54304 (input/output data upon inverse transformation are discriminated by attaching * marks to their heads).

Forward transformation and inverse transformation are switched by a control signal input from a terminal 54321. By switching the selectors 43311 to 54314 and the arithmetic functions of the adders/subtractors 54201 in the arithmetic units by the control signal, the two different arithmetic orders can be realized. Each adder/subtractor 54201 serves as an adder upon forward transformation, and as a subtractor upon inverse transformation.

As described above, according to the fourth to sixth embodiments, the lattice point data arithmetic unit which has the buffer for storing input data and an arithmetic block for computing lattice point data comprises means for selecting only data inside the boundary, and the output from the selection means is

multiplied by a predetermined coefficient. In this way, the need for a process for replicating data inside the boundary to generate data outside the boundary is obviated, and no storage area for storing the data

5   outside the boundary is required.

With the fourth to sixth embodiments of the present invention mentioned above, even when data required for processing are located outside the boundary of image data, those data outside the boundary

10   need not be generated by a pre-process and, hence, the structure can be simplified.

[Seventh Embodiment]

In the present invention, the process for " leaving four data X8, D7, E6, and H5 upon calculating

15   and outputting L4 and H5, and inputting new data X9 and X10" in the prior art is modified as follows.

That is, a process for "leaving data (to be also referred to as intermediate data hereinafter) d9t, E8t, H7t, and L6t generated during computations of four data

20   D9, E8, H7, and L6 upon calculating and outputting L4 and H5, and inputting new data X10 and X11 in the next processing cycle" is done in Fig. 32.

Note that the seventh embodiment will explain a case wherein data of 9 taps and 7 taps are respectively

25   used in arithmetic operations of high- and low-frequency wavelet transform coefficients, i.e., a case wherein a 9 × 7 filter (a filter consisting of

data of 9 taps and 7 taps). However, the present invention is not limited to such specific case, and can be applied to data of 2n+1 taps and 2n-1 taps respectively in arithmetic operations of high- and

5 low-frequency wavelet transform coefficients.

The aforementioned intermediate data are described by:

$$D9t = X9 + \alpha \cdot X8 \tag{17}$$

$$E8t = X8 + \beta \cdot D7 \tag{18}$$

10 $$H7t = D7 + \gamma \cdot E6 \tag{19}$$

$$L6t = E6 + \delta \cdot H5 \tag{20}$$

At the same time, from D7t, E6t, H5t, and L4t left in the previous processing cycle, L4 and H5 are calculated by:

15 $$D7 = D7t + \alpha \cdot X8 \tag{21}$$

$$E6 = E6t + \beta \cdot D7 \tag{22}$$

$$H5 = H5t + \gamma \cdot E6 \tag{23}$$

$$L4 = L4t + \delta \cdot H5 \tag{24}$$

The data to be left are held in registers and are

20 used in the next processing cycle. Arithmetic operations done in the next processing cycle using those data are described by:

$$D9 = D9t + \alpha \cdot X10 \tag{25}$$

$$E8 = E8t + \beta \cdot D9 \tag{26}$$

25 $$H7 = H7t + \gamma \cdot E8 \tag{27}$$

$$L6 = L6t + \delta \cdot H7 \tag{28}$$

With this process, L6 and H7 can be output.

Fig. 73 expresses such processing contents according to the lifting lattice structure chart. Fig. 74 shows an actual hardware arrangement.

In Fig. 74, reference numerals 6601 and 6603 denote terminals for inputting a pair of data. Reference numerals 6605 and 6607 denote terminals for respectively outputting low- and high-frequency wavelet transform coefficients. Reference numeral 6611 denotes a multiplier for multiplying by a lifting coefficient as a multiplication coefficient. Reference numeral 6613 denotes a register for holding intermediate data as data generated during an arithmetic operation. Reference numerals 6615 and 6617 denote adders for respectively adding the output from the multiplier to the input and output of the register. Reference numeral 6621 denotes a lifting arithmetic unit. Reference numerals 6622, 6623, and 6624 denote lifting arithmetic units which have substantially the same arrangement as that of the lifting arithmetic unit 6621 except for multiplication coefficients of the multipliers.

When X8 and X9 are input to the input terminals 6601 and 6603, the multiplier 6611 multiplies X8 by a lifting coefficient α, and outputs $\alpha \cdot$X8 as a product. This product is supplied to the adders 6615 and 6617, which respectively compute equations (17) and (21).

The remaining lifting arithmetic units 6622, 6623, and 6624 make arithmetic processes to have the following correspondence. That is,

the lifting arithmetic unit 6622 simultaneously makes arithmetic operations of equations (18) and (22);

the lifting arithmetic unit 6623 simultaneously makes arithmetic operations of equations (19) and (23); and

lifting arithmetic unit 6624 simultaneously makes arithmetic operations of equations (20) and (24).

Hence, the lifting arithmetic unit 6624 computes a low-frequency wavelet transform coefficient L4, the lifting arithmetic unit 6623 computes a high-frequency wavelet transform coefficient H5, and these coefficients are output from the terminals 6605 and 6607. The arithmetic results of equations (17) to (20) are held in the registers of the respective arithmetic units, and are used in arithmetic operations of equations (25) to (28) executed in the next cycle.

In this way, the horizontal forward wavelet transformation process can be done.

The present inventors have already proposed a data processing apparatus which executes wavelet transformation by connecting a plurality of lattice point arithmetic units shown in Fig. 7. The contents of this proposal and the present invention have the following two differences:

- 79 -

(i) the difference between the internal arrangements of the lattice point arithmetic unit and lifting arithmetic unit; and

(ii) the difference between combinations of two data to be simultaneously processed (i.e., the input phase difference).

Other arrangements are basically the same. Especially, a connection method for executing processing by connecting a plurality of these arithmetic units is the same, and if these arithmetic units are considered as black boxes and the input data phase is ignored, two processing systems seem to be the same.

Hence, by merely replacing the lattice point data arithmetic units by the lifting arithmetic units, application examples in the already proposed contents can be directly applied to the present invention.

Application example 1: horizontal inverse wavelet transformation processing apparatus

Application example 2: vertical forward wavelet transformation processing apparatus

Application example 3: vertical inverse wavelet transformation processing apparatus

Application example 4: wavelet transformation processing apparatus capable of multiplexing different kinds of data

Application example 5: wavelet transformation

processing apparatus (horizontal, vertical) capable of

switching forward and inverse transformation directions

Application example 6: wavelet transformation

5   processing apparatus that shares multipliers used to

normalize coefficients in application example 5

These application examples will be briefly

explained below.

Application example 1 is implemented by the

10   arrangement shown in Fig. 76. The difference from the

arrangement in Fig. 74 is that the lifting coefficients

are set in the order of δ, γ, β, and α in turn from the

uppermost unit, which is vertically opposite to that in

Fig. 74. Also, all the adders before and after the

15   registers in Fig. 74 are replaced by subtractors in

Fig. 76 (if coefficients $-\delta$, $-\gamma$, $-\beta$, and $-\alpha$ are used,

the adders may be used).

Application examples 2 and 3 can be implemented

by respectively replacing all the registers in the

20   arithmetic units in Figs. 74 and 76 by line memories

(not shown).

Application example 4 can be implemented by

replacing the register in each arithmetic unit in

Fig. 74 by a plurality of cascaded registers,

25   multiplexing a plurality of kinds of data, and

inputting multiplexed data to the terminals 6601 and

6603.

Application example 5 can be implemented as follows. That is, all the adders in the arithmetic units in Fig. 74 are replaced by adders/subtractors, which are used as adders upon forward transformation

5   and as subtractors upon inverse transformation, and selectors are inserted between neighboring arithmetic units to control processed data to flow from the lower to upper arithmetic units, thus obtaining the arrangement equivalent to that shown in Fig. 76.

10 Fig. 77 shows the arrangement.

In application example 6, another selector is added to the arrangement of application example 5 so as to share multipliers used to normalize coefficients in forward and inverse transformation processes. Fig. 78

15 shows the arrangement.

As the seventh application example, there is proposed:

Application example 7: wavelet transformation processing apparatus capable of a boundary process

20 without expanding data at the image boundary

In the boundary process, "when only two out of three data required for computing lattice point data are available, deficient data is substituted by data located at a symmetric position to make arithmetic

25 operations".

In this case, the internal arrangement of the lifting arithmetic unit in the present invention must be modified.

Figs. 79, 80, and 81 show internal arrangements after modifications. The modified arrangements are the following three ones.

Arrangement 1: lifting arithmetic unit capable of a start end boundary process (start end compatible arithmetic unit)

Arrangement 2: lifting arithmetic unit capable of a terminal end boundary process (terminal end compatible arithmetic unit)

Arrangement 3: lifting arithmetic unit capable of both start and terminal end boundary processes (both end compatible arithmetic unit)

The lifting arithmetic unit capable of a start end boundary process shown in Fig. 79 can compute lattice point data indicated by ● at the left end boundary portion shown in Fig. 82. Two selectors 61121 and 61123 added in Fig. 79 select the inputs at terminals a in a normal process. Note that C in Figs. 79 to 81 is one of lifting coefficients: α, β, γ, and δ.

Upon computing boundary data, the selector 61121 selects terminal b to store data input from a terminal 61103 in a register 61113 as the input value. When terminal b of the selector 61123 is selected in the

next cycle, a value obtained by multiplying data input
from a terminal 61101 by 2·C is added to the output
from the register.

For example, data X0 input from the terminal
61103 is stored in the register 61113 as the input
value, and when D1 is input to the terminal 61101 in
the next cycle, X0 + 2·β·D1 (= E0) is output from a
terminal 61131. Such control is made by control
signals to be supplied to the selectors 61121 and 61123.

The lifting arithmetic unit capable of a terminal
end boundary process shown in Fig. 80 can compute
lattice point data indicated by ● at the right end
boundary portion shown in Fig. 82. Unlike in the start
end boundary process, the terminal end boundary process
controls to add a value obtained by multiplying data
input from a terminal 61201 by 2·C to data input from a
terminal 61203 upon storing data in a register 61213.
Instead, no value is added to the output from the
register 61213.

An arrangement obtained by connecting the lifting
arithmetic units, as shown in Fig. 84, can compute all
lattice point data of the lifting lattice structure
shown in Fig. 82. The lifting lattice structure is not
limited to that shown in Fig. 82, but that shown in
Fig. 83 is available. In order to process boundary
data in Fig. 83, the start and terminal end compatible
arithmetic units may be replaced in the arrangement in

Fig. 84. However, in order to process both Figs. 82 and 83, an arrangement obtained by cascading the both end compatible arithmetic units shown in Fig. 81, as shown in Fig. 85, is indispensable.

As the lifting arithmetic unit capable of both forward and inverse wavelet transformation processes, an arrangement shown in Fig. 86 may be used. This unit becomes a lifting arithmetic unit which can be used in inverse wavelet transformation by adding a multiplier 61853 to the arithmetic unit 6621 shown in Fig. 74, and controlling a selector 61855 to switch from the output from an originally equipped multiplier 61851 to that from the added multiplier 61853.

That is, when the lifting arithmetic unit switches the multiplier from the multiplier 61851 with the multiplication coefficient (lifting coefficient) α to the multiplier 61853 with the multiplication coefficient (lifting coefficient) $-\delta$, and the remaining lifting arithmetic units corresponding to arithmetic units 6622 to 6624 shown in Fig. 74 respectively switch their multipliers from those with β, γ, and δ to those with $-\gamma$, $-\beta$, and $-\alpha$, the arrangement in Fig. 74 becomes equivalent to that in Fig. 76, thus allowing inverse wavelet transformation.

The arrangement that uses two multipliers with different multiplication coefficients can be applied to the arithmetic unit shown in Fig. 75, and a lattice

point data arithmetic unit shown in Fig. 87 is obtained. When this arithmetic unit is used, both forward and inverse wavelet transformation processes can be done.

As described above, according to the seventh embodiment, intermediate data generated during arithmetic operations of lattice point data on the lifting lattice structure are saved in registers, and arithmetic operations using these intermediate data can be made. Hence, wavelet transformation can be executed for pairs of pixels from the head of an input data stream. Also, a boundary process can be implemented by a simple circuit arrangement without expanding data at image boundaries.

[Eighth Embodiment]

The seventh embodiment has explained the 9 × 7 filter that uses data of 9 taps and 7 taps in arithmetic operations of low- and high-frequency wavelet transform coefficients.

The eighth embodiment will explain an arrangement when low- and high-frequency wavelet transform coefficients are computed using a 5 × 3 filter which uses lifting coefficients of only powers of 2, and consists of data of 5 taps and 3 taps.

Since the lifting coefficients are only powers of 2, no multipliers are required, and a multiplication of a lifting coefficient can be made by changing only the bit position.

A high-frequency wavelet transform coefficient H obtained from data of 3 taps, and a low-frequency wavelet transform coefficient L obtained from data of 5 taps are respectively given by:

$$H2n+1 = X2n+1 - 0.5X2n - 0.5X2n+2 \qquad (29)$$

$$L2n+2 = X2n+2 + 0.25H2n+1 + 0.25H2n+3 \qquad (30)$$

Fig. 88 shows the arrangement of the wavelet transformation processor. Referring to Fig. 88, reference numeral 62001 denotes a position converter corresponding to a process for multiplying a lifting coefficient = 0.5, and an entity on hardware shifts wiring lines by 1 bit. In the diagram shown in Fig. 88, a buffer for storing intermediate data as data during arithmetic operation comprises a delay device 62003 so that this arrangement can be used in both horizontal and vertical processes. When the delay device 62003 comprises a single register, this arrangement serves as a horizontal wavelet transformation processor; when it comprises a line memory, this arrangement serves as a vertical wavelet transformation processor. Reference numeral 62011 denotes a position converter corresponding to a process for multiplying a lifting coefficient = 0.25.

Inverse transformation is described by:

$$X2n+2 = L2n+2 - 0.25H2n+1 - 0.25H2n+3 \qquad (31)$$

$$X2n+1 = H2n+1 + 0.5X2n + 0.5X2n+2 \qquad (32)$$

Fig. 89 shows the arrangement of the wavelet

transformation processor. This arrangement is

substantially the same as that in Fig. 88, except that

the lifting coefficient of the first stage is changed

5   from 0.5 to 0.25, and that of the second stage is

changed from 0.25 to 0.5.

Fig. 90 shows the arrangement capable of both

forward and inverse wavelet transformation processes.

Upon forward transformation, selectors 62201 and 62203

10   are controlled to select the inputs at terminals a.

Upon inverse transformation, these selectors are

controlled to select the inputs at terminals b.

When the forward and inverse wavelet

transformation processes are executed using the above

15   lifting coefficients, the connection states among the

arithmetic units may be switched using selectors, as

shown in Fig. 77. Alternatively, when the lifting

coefficients are switched, as shown in Fig. 90,

selectors for switching the values after multiplication

20   of the lifting coefficients need only be added. Hence,

since the number of selects added is smaller, and no

adders/subtractors are required, the hardware scale can

be reduced.

The aforementioned three different arrangements

25   can be applied to Fig. 75 above. More specifically, an

arrangement shown in Fig. 91 can implement forward

wavelet transformation, and that in Fig. 92 can

implement both forward and inverse wavelet transformation processes.

As described above, according to the eighth embodiment, when the lifting coefficients use only powers of 2, arithmetic operations using intermediate data generated during arithmetic operations of lattice point data on a lifting lattice structure are allowed using the delay devices, so that pairs of pixels from the head of an input data stream can undergo wavelet transformation.

[Ninth Embodiment]

The ninth embodiment will explain an arrangement which can easily switch between reversible (lossless) transformation and irreversible (lossy) transformation. Transformation/inverse transformation that can completely reclaim original data upon computing the inverse transforms of transform coefficients obtained by transformation is called reversible transformation. Since image data has a large data size, irreversible compression that ensures a high compression ratio is normally used. However, some images such as medial images used in diagnosis require reversible compression (reversible transformation) free from image deterioration.

In any of the arrangements shown in Figs. 88 to 92, normal irreversible transformation can be changed

to reversible transformation by adding a round processor.

The reason why reversible transformation can be implemented by adding a round process will be briefly explained below.

Normally, arithmetic errors are generated by real number calculations, and when such errors are accumulated, an original value cannot often be obtained after inverse transformation even if no quantization is done (free from any quantization errors).

However, when integer conversion is attained by the round process, the round process becomes an error source, and if the round process is uniquely defined, and is consistent in forward and inverse transformation processes, errors cancel each other. Hence, it is theoretically guaranteed that an original value is reclaimed after inverse transformation.

Figs. 93 and 94 show arrangements obtained by adding round processors to Figs. 90 and 91. Assuming that input data is integer data, the round process in this case is to convert a decimal part generated by an arithmetic process into an integer.

Various round process methods such as rounding off, rounding down, rounding up, and the like. In Fig. 93, round processors 62501 and 62503 of the first and second stages round off upon forward transformation. Upon inverse transformation, the round processor 62501

of the first stage rounds up 0.75 or more and rounds
down 0.5 or less, and the round processor 62503 of the
second stage rounds down.

In Fig. 94, a round processor 62601 of the first
stage rounds down upon forward transformation, and
rounds off upon inverse transformation. A round
processor 62603 of the second stage rounds off upon
forward transformation, and rounds down upon inverse
transformation.

Therefore, since the respective round processors
must switch their round process contents in
correspondence with the types of transformation, they
receive control signals for switching.

By adding an offset by an adder or subtractor
before each round processor, the process of the round
processor can be limited to rounding down. Note that
rounding down is to drop the decimal part after the
decimal point.

Figs. 95 and 96 show arrangements when an offset
is added in Figs. 93 and 94. Each round processor in
Figs. 95 and 96 only rounds down a decimal part. An
offset value to be added varies depending on the type
(forward/inverse) of transformation. In Fig. 95, an
offset generator 62701 outputs 0.5 upon forward
transformation, and 0.25 upon inverse transformation,
and the other offset generator 62703 outputs 0.5 upon

forward transformation, and 0 upon inverse
transformation.

In Fig. 96, an offset generator 62801 outputs 0
upon forward transformation, and 2 upon inverse
transformation, and the other offset generator 62803
outputs 2 upon forward transformation, and 0 upon
inverse transformation.

Since these offset generators must switch offset
values to be output in correspondence with the type of
transformation, they receive control signals for
switching. Conversely, since the round process only
rounds down a decimal part, no control signals need be
input. In this case, each round processor has no
physical entity, and a wiring line of a decimal part is
disconnected.

Based on the arrangements in Figs. 95 and 96 in
which the round process is attained by rounding down a
decimal part, the following new arrangement is
available.

When each round processor is replaced by an
arrangement for masking a decimal part signal by a
control signal, the round process can be
ON/OFF-controlled by the control signal, thus allowing
easy switching between reversible transformation and
irreversible transformation. In this case, ON/OFF
control of not only the round process but also an
offset input to an adder/subtractor must be done.

- 92 -

In arrangements shown in Figs. 97 and 98, a
control signal for switching between reversible
transformation and irreversible transformation is added
to the arrangements shown in Figs. 95 and 96. Upon
reversible transformation, the control signal masks a
decimal part in each round processor. Upon
irreversible transformation, the control signal masks
an offset output in each offset generator.

With the aforementioned control, a wavelet
transformation apparatus which can easily switch
between a reversible transformation process that adds
an offset and rounds down a decimal part, and an
irreversible transformation process that neither adds
an offset nor rounds down a decimal part can be
constructed.

In Figs. 93 and 94, when a selector is added to
pass the round processors in response to a control
signal that switches reversible/irreversible
transformation, the reversible/irreversible
transformation can be switched.

As described above, according to the ninth
embodiment, reversible and irreversible transformation
processes in wavelet transformation can be easily
switched by a simple circuit arrangement by adding
round processors and offset generators to the
arrangement explained in the eighth embodiment, in
addition to the effects of the eighth embodiment.

[10th Embodiment]

In the above embodiments, one of horizontal and
vertical wavelet transformation processes is done. The
10th embodiment will explain an arrangement that
executes a two-dimensional wavelet transformation
process in the horizontal and vertical directions.

Fig. 99 shows the arrangement of a
two-dimensional wavelet transformation processor using
the lifting or lattice point arithmetic units. The
wavelet transformation processes a 5 × 3 filter using
the aforementioned lifting coefficients of powers of 2.

Referring to Fig. 99, reference numeral 63101
denotes a terminal for inputting data upon forward
transformation. Reference numeral 63103 denotes a
terminal for inputting data upon inverse transformation.
Reference numerals 63111 and 63113 denote arithmetic
units for executing vertical wavelet transformation.
Reference numerals 63121 and 63123 denote arithmetic
units for executing horizontal wavelet transformation.
Reference numerals 63115 and 63125 denote selectors for
switching inputs to the arithmetic units in accordance
with a transformation mode (forward or inverse
transformation). Reference numerals 63117 and 63127
denote data rotation units for rotating data that have
undergone horizontal or vertical wavelet transformation
in units of 2 × 2 data, and supplying the rotated data
to the wavelet transformation processor of the next

stage. Reference numeral 63130 denotes a buffer for temporarily storing data that has undergone forward or inverse, two-dimensional wavelet transformation, and outputting them to, e.g., an external memory.

5   Upon forward transformation, data input from the terminal 63101 is supplied to the arithmetic unit 63111 via the selector 63115. The arithmetic unit 63111 and the next arithmetic unit 63113 execute vertical wavelet transformation, and send a transformation result to the

10   data rotation unit 63117.

The two data rotation units 63117 and 63127 will be briefly explained below. Each of the data rotation units 63117 and 63127 has an arrangement shown in Fig. 100, rotates two parallelly input data in units of

15   2 × 2 data in two cycle periods, and sends the rotated data to the selector of the next stage.

In Fig. 100, data parallelly input from data input terminals 63201 and 63203 are stored in registers 63211 to 63215 while being shifted each cycle.

20   Data input to the terminal 63201 in the m-th and (m+1)-th cycles are output from terminals 63231 and 63233 via selectors 63221 and 63223 in the (m+2)-th cycle.

Data input to the terminal 63203 parallel to the

25   aforementioned data are output from the terminals 63231 and 63233 via selectors 63221 and 63223 in the (m+3)-th cycle.

2 × 2 data input in the (m+2)-th and (m+3)-th cycles are output in the (m+4)-th and (m+5)-th cycles.

The data rotation unit 63117 converts two vertical samples of parallel data into two horizontal samples of parallel data, and the data rotation unit 63127 converts two horizontal samples of parallel data into two vertical samples of parallel data.

The two horizontal samples of parallel data converted by the data rotation unit 63117 are input to the arithmetic unit 63121 via the selector 63125. A horizontal wavelet transformer formed by the arithmetic units 63121 and 63123 computes the transforms of the input data, and outputs the transform results from the arithmetic unit 63123 to the buffer 63130.

Since the horizontal wavelet transformer alternately processes low- and high-frequency wavelet transform coefficients in the vertical direction, each delay device in the arithmetic units 63121 and 63123 comprises two registers.

Upon inverse transformation, data input from the terminal 63103 is supplied to the arithmetic unit 63121 via the selector 63125. The arithmetic units 63121 and 63123, which are set in the inverse wavelet transformation mode in response to a control signal (not shown), execute a horizontal inverse wavelet transformation process, and send the transform results to the data rotation unit 63127.

Upon inverse transformation, the horizontal
wavelet transformer can process data in an order
reverse to data to be output upon forward
transformation. However, since this order is different

5   from that of a normal process for each line, a
supplemental description will be given.

The arrangement of the 10th embodiment processes
two lines at a time. However, since two lines cannot
simultaneously undergo parallel processes, two

10   horizontal samples of each of two lines are alternately
input to execute horizontal inverse wavelet
transformation. Since each delay device in the
arithmetic units comprises two registers, two lines can
be alternately processed.

15   Of course, the inverse transformation processing
results for two lines are alternately output. By
converting these results into parallel data for two
lines by the 2 × 2 data rotation unit 63127, data
suitable for vertical wavelet transformation can be

20   sent.

After that, when the selector 63115 selects and
inputs the data to the arithmetic unit 63111, vertical
inverse wavelet transformation is done, and the
transform results are output from the arithmetic unit

25   63113 to the buffer 63130.

Upon executing processing using a 9 × 7 filter,
the arithmetic units 63111 and 63113 in the vertical

processor and the arithmetic units 63121 and 63123 in the horizontal processor can be replaced by the arrangement shown in Fig. 77.

As described above, according to the 10th embodiment, two lines each from the head of an input data stream can undergo two-dimensional wavelet transformation by a simple circuit arrangement using the arrangements described in the seventh to ninth embodiments.

Note that the hardware arrangement implemented by the present invention is mounted as a dedicated hardware board or chip in a terminal such as a personal computer, and a controller such as a CPU or the like of that terminal makes the aforementioned control or generates the aforementioned control signal to execute processes by the hardware arrangement.

Also, processes of the hardware arrangement implemented by the present invention may be stored as software in a storage device of a terminal, and the software may be executed by a CPU of the terminal. Fig. 101 shows processes to be executed by the software.

Fig. 101 is a flow chart showing the processes to be executed by the present invention.

In step S6101, data is input. In step S6102, intermediate data as data during arithmetic operations of lattice point data on the lifting lattice structure are generated using equations (17) to (20) above. In

step S6103, the generated intermediate data are held. In step S6104, lattice point data are generated based on the held intermediate data using equations (21) to (24) above.

5   It is checked in step S6105 if data to be processed still remain. If data to be processed still remain (YES in step S6105), the flow advances to step S6106 to input the next data to be processed, and the flow returns to step S6102. On the other hand, if data
10   to be processed does not remain (NO in step S6105), the processing ends.

Note that the present invention may be applied to either a system constituted by a plurality of devices (e.g., a host computer, an interface device, a reader,
15   a printer, and the like), or an apparatus consisting of a single equipment (e.g., a copying machine, a facsimile apparatus, or the like).

The objects of the present invention are also achieved by supplying a storage medium, which records a
20   program code of a software program that can implement the functions of the above-mentioned embodiments to the system or apparatus, and reading out and executing the program code stored in the storage medium by a computer (or a CPU or MPU) of the system or apparatus.

25   In this case, the program code itself read out from the storage medium implements the functions of the above-mentioned embodiments, and the storage medium

which stores the program code constitutes the present invention.

As the storage medium for supplying the program code, for example, a floppy disk, hard disk, optical disk, magneto-optical disk, CD-ROM, CD-R/RW, DVD-ROM/RAM, magnetic tape, nonvolatile memory card, ROM, and the like may be used.

The functions of the above-mentioned embodiments may be implemented not only by executing the readout program code by the computer but also by some or all of actual processing operations executed by an OS (operating system) running on the computer on the basis of an instruction of the program code.

Furthermore, the functions of the above-mentioned embodiments may be implemented by some or all of actual processing operations executed by a CPU or the like arranged in a function extension board or a function extension unit, which is inserted in or connected to the computer, after the program code read out from the storage medium is written in a memory of the extension board or unit.

According to the seventh to 10th embodiments of the present invention mentioned above, a filter processing apparatus that can efficiently execute wavelet transformation, its control method, a program, and a storage medium can be provided.

As many apparently widely different embodiments
of the present invention can be made without departing
from the spirit and scope thereof, it is to be
understood that the invention is not limited to the
5   specific embodiments thereof except as defined in the
appended claims.